參數(shù)資料
型號： MC68HC08GP8ACFB
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PQFP44
封裝： PLASTIC, QFP-44
文件頁數(shù)： 73/126頁
文件大?。?/td> 4243K
代理商： MC68HC08GP8ACFB
Clock Generator Module (CGM)
Data Sheet
MC68HC08GP8A
50
Clock Generator Module (CGM)
MOTOROLA
specified performance. With an external high-frequency clock source, use R to
divide the external frequency to between 30 kHz and 100 kHz.
The VCO’s output clock, CGMVCLK, running at a frequency, fVCLK, is fed back
through a programmable prescale divider and a programmable modulo divider.
The prescaler divides the VCO clock by a power-of-two factor P and the modulo
divider reduces the VCO clock by a factor, N. The dividers’ output is the VCO
feedback clock, CGMVDV, running at a frequency, fVDV =fVCLK/(N × 2
P). (See
4.3.6 Programming the PLL for more information.)
The phase detector then compares the VCO feedback clock, CGMVDV, with the
final reference clock, CGMRDV. A correction pulse is generated based on the
phase difference between the two signals. The loop filter then slightly alters the DC
voltage on the external capacitor connected to CGMXFC based on the width and
direction of the correction pulse. The filter can make fast or slow corrections
depending on its mode, described in 4.3.4 Acquisition and Tracking Modes. The
value of the external capacitor and the reference frequency determine the speed
of the corrections and the stability of the PLL.
The lock detector compares the frequencies of the VCO feedback clock, CGMVDV,
and the final reference clock, CGMRDV. Therefore, the speed of the lock detector
is directly proportional to the final reference frequency, fRDV. The circuit determines
the mode of the PLL and the lock condition based on this comparison.
4.3.4 Acquisition and Tracking Modes
The PLL filter is manually or automatically configurable into one of two operating
modes:
Acquisition mode — In acquisition mode, the filter can make large frequency
corrections to the VCO. This mode is used at PLL startup or when the PLL
has suffered a severe noise hit and the VCO frequency is far off the desired
frequency. When in acquisition mode, the ACQ bit is clear in the PLL
bandwidth control register. (See 4.5.2 PLL Bandwidth Control Register.)
Tracking mode — In tracking mode, the filter makes only small corrections
to the frequency of the VCO. PLL jitter is much lower in tracking mode, but
the response to noise is also slower. The PLL enters tracking mode when
the VCO frequency is nearly correct, such as when the PLL is selected as
the base clock source. (See 4.3.8 Base Clock Selector Circuit.) The PLL
is automatically in tracking mode when not in acquisition mode or when the
ACQ bit is set.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC08JB1DWE 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO20
MC68HC08JB1DW 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO20
MC68HC08KH12AIPB 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP52
MC68HC08KL8FB 8-BIT, OTPROM, 1.5 MHz, MICROCONTROLLER, PQFP52
MC68HC08KL8B 8-BIT, OTPROM, 1.5 MHz, MICROCONTROLLER, PDIP42
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC08GR16A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC08GR32A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC08GR32ACFA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC08GR32ACFJ 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC08GR32ACFU 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*