- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98012 > MC68HC05L16CFU (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05L16CFU |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | PLASTIC, QFP-80 |
| 文件頁(yè)數(shù)： | 58/146頁(yè) |
| 文件大?。?/td> | 852K |
| 代理商： | MC68HC05L16CFU |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)當(dāng)前第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)
Functional Pin Description
MC68HC05L16 MC68HC705L16 Data Sheet, Rev. 4.1
Freescale Semiconductor
19
1.5.3.2 External Clock
An external clock from another CMOS-compatible device can be connected to the XOSC1 input, with the
XOSC2 input not connected, as shown in Figure 1-4(b). This configuration is possible regardless of how
the oscillator is set up.
1.5.4 RESET
This pin can be used as an input to reset the MCU to a known startup state by pulling it to the low state.
When power is removed, the RESET pin contains a steering diode to discharge any voltage on the pin to
VDD. The RESET pin contains an internal Schmitt trigger to improve its noise immunity as an input. An
internal RESET pin pullup resistor may be selected as a mask option. A typical pullup resistor value is 46
k
.
1.5.5 Port A (PA0–PA7)
Port A is an 8-bit I/O port. The state of any pin is software programmable and all port A lines are configured
as inputs during power-on or reset. Port A outputs may be configured as open-drain outputs and
connected to a pullup resistor by software option.
1.5.6 Port B (PB0–PB7/KWI0–KWI7)
Port B is an 8-bit input-only port that shares its lines with the key wakeup interrupt (KWI) system. Port B
has a pullup option by software option.
1.5.7 Port C (PC0/SDI, PC1/SDO, PC2/SCK, PC3/TCAP, PC4/EVI,
PC5/EVO, PC6/IRQ2, and PC7/IRQ1)
Port C is an 8-bit I/O port. The state of any pin is software programmable and all port C lines are
configured as inputs during power-on or reset. All port C lines may connect to a pullup resistor by software
option.
Bits PC0–PC2 are shared with the SSPI subsystem and may be configured as open-drain outputs.
Bit 3 is shared with the TCAP pin of timer 1 and may be configured as an open-drain output.
Bit 4 is shared with the EVI bit of timer 2 and may be configured as an open-drain output.
Bit 5 is shared with the EVO bit of timer 2 and may be configured as an open-drain output.
Bit 6 is shared with the IRQ2 input. This bit is an open-drain output-only pin configured as an
output.
Bit 7 is shared with the IRQ1 input. This bit is an open-drain output-only pin configured as an
output.
1.5.8 Port D (PD1–PD3/BP1–BP3 and PD4–PD7/FP34–FP27)
Port D is a 7-bit output-only port that shares its bits with the LCD backplane/frontplane drivers. Port D lines
are configured as LCD outputs during power-on or reset. PD1–PD3 and PD4–PD7 outputs may be
configured as open-drain outputs by a software option.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705P9CDWR2 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705V12CFNR2 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC708AS48CFN | 8-BIT, EEPROM, 8.4 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC711D3FNR2 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC711G5CFN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05L16FU | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05L25 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L25FA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L25PB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。