參數(shù)資料
    型號: MC68CK338CPV14
    廠商: FREESCALE SEMICONDUCTOR INC
    元件分類: 微控制器/微處理器
    英文描述: 32-BIT, 14.4 MHz, MICROCONTROLLER, PQFP144
    封裝: PLASTIC, TQFP-144
    文件頁數(shù): 22/133頁
    文件大?。?/td> 944K
    代理商: MC68CK338CPV14
    MOTOROLA
    MC68CK338
    118
    MC68CK338TS/D
    NOTES:
    1. All AC timing is shown with respect to 20% VDD and 70% VDD levels unless otherwise noted.
    2. When an external clock is used, minimum high and low times are based on a 50% duty cycle. The minimum
    allowable tXcyc period is reduced when the duty cycle of the external clock varies. The relationship between ex-
    ternal clock input duty cycle and minimum tXcyc is expressed:
    Minimum tXcyc period = minimum tXCHL / (50% – external clock input duty cycle tolerance).
    3. Specification 9A is the worst-case skew between AS and DS or CS. The amount of skew depends on the relative
    loading of these signals. When loads are kept within specified limits, skew will not cause AS and DS to fall out-
    side the limits shown in specification 9.
    4. If multiple chip selects are used, CS width negated (specification 15) applies to the time from the negation of a
    heavily loaded chip select to the assertion of a lightly loaded chip select. The CS width negated specification
    between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
    5. Hold times are specified with respect to DS or CS on asynchronous reads and with respect to CLKOUT on fast
    cycle reads. The user is free to use either hold time.
    6. Maximum value is equal to (tcyc / 2) + 25 ns.
    7. If the asynchronous setup time (specification 47A) requirements are satisfied, the DSACK[1:0] low to data setup
    time (specification 31) and DSACK[1:0] low to BERR low setup time (specification 48) can be ignored. The data
    must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle. BERR must
    satisfy only the late BERR low to clock low setup time (specification 27A) for the following clock cycle.
    8. To ensure coherency during every operand transfer, BG is not asserted in response to BR until after all cycles
    of the current operand transfer are complete.
    9. In the absence of DSACK[1:0], BERR is an asynchronous input using the asynchronous setup time (specification
    47A).
    10. After external RESET negation is detected, a short transition period (approximately 2 tcyc) elapses, then the SIML
    drives RESET low for 512 tcyc.
    11. External assertion of the RESET input can overlap internally-generated resets. To ensure that an external reset
    is recognized in all cases, RESET must be asserted for at least 590 CLKOUT cycles.
    12. External logic must pull RESET high during this period in order for normal MCU operation to begin.
    F
    re
    e
    sc
    a
    le
    S
    e
    m
    ic
    o
    n
    d
    u
    c
    to
    r,
    I
    Freescale Semiconductor, Inc.
    For More Information On This Product,
    Go to: www.freescale.com
    n
    c
    ..
    .
    相關PDF資料
    PDF描述
    MC68EN360CRC25 32-BIT, 25 MHz, RISC MICROCONTROLLER, CPGA241
    MC68F333FE 32-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, CQFP160
    MC68F333FC 32-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP160
    MC68HC000L12F 16-BIT, 16.67 MHz, MICROPROCESSOR, CDIP64
    MC68HC000L16 16-BIT, 16.67 MHz, MICROPROCESSOR, CDIP64
    相關代理商/技術(shù)參數(shù)
    參數(shù)描述
    MC68CK338CPV14B1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:32-Bit Modular Microcontroller
    MC68CM16Z1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
    MC68CM16Z1CFC16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
    MC68CM16Z1CPV16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
    MC68E360VR25VLR2 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324