參數(shù)資料
型號(hào)： MC68711E20VFNE2
廠商： Freescale Semiconductor
文件頁數(shù)： 80/138頁
文件大?。?/td> 0K
描述： IC MCU 8BIT 52-PLCC
標(biāo)準(zhǔn)包裝： 23
系列： HC11
核心處理器： HC11
芯體尺寸： 8-位
速度： 4MHz
連通性： SCI，SPI
外圍設(shè)備： POR，WDT
輸入/輸出數(shù)： 38
程序存儲(chǔ)器容量： 20KB（20K x 8）
程序存儲(chǔ)器類型： OTP
EEPROM 大?。?/td> 512 x 8
RAM 容量： 768 x 8
電壓 - 電源 (Vcc/Vdd)： 4.5 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 8x8b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 105°C
封裝/外殼： 52-LCC（J 形引線）
包裝： 管件
Central Processor Unit (CPU)
MC68HC711D3 Data Sheet, Rev. 2.1
46
Freescale Semiconductor
TBA
Transfer B to A
B
A
INH
17
—
2
——
0—
TEST
TEST (Only in
Test Modes)
Address Bus Counts
INH
00
—
*
—
TPA
Transfer CC
Register to A
CCR
A
INH
07
—
2
—
———
——
TST (opr)
Test for Zero or
Minus
M – 0
EXT
IND,X
IND,Y
7D
6D
18
6D
hh
ll
ff
6
7
——
00
TSTA
Test A for Zero
or Minus
A – 0
A
INH
4D
—
2
—
00
TSTB
Test B for Zero
or Minus
B – 0
B
INH
5D
—
2
—
00
TSX
Transfer Stack
Pointer to X
SP + 1
IX
INH
30
—
3
—
——
———
——
TSY
Transfer Stack
Pointer to Y
SP + 1
IY
INH
18
30
—
4
—
——
———
——
TXS
Transfer X to
Stack Pointer
IX – 1
SP
INH
35
—
3
—
——
———
——
TYS
Transfer Y to
Stack Pointer
IY – 1
SP
INH
18
35
—
4
—
——
———
——
WAI
Wait for
Interrupt
Stack Regs & WAIT
INH
3E
—
**
—
XGDX
Exchange D
with X
IX
D, D IX
INH
8F
—
3
—
——
———
——
XGDY
Exchange D
with Y
IY
D, D IY
INH
18
8F
—
4
—
——
———
——
Cycle
*
Infinity or until reset occurs
**
12 cycles are used beginning with the opcode fetch. A wait state is entered which remains in effect for an integer number of MPU E-clock
cycles (n) until an interrupt is recognized. Finally, two additional cycles are used to fetch the appropriate interrupt vector (14 + n total).
Operands
dd
= 8-bit direct address ($0000–$00FF) (high byte assumed to be $00)
ff
= 8-bit positive offset $00 (0) to $FF (255) (is added to index)
hh
= High-order byte of 16-bit extended address
ii
= One byte of immediate data
jj
= High-order byte of 16-bit immediate data
kk
= Low-order byte of 16-bit immediate data
ll
= Low-order byte of 16-bit extended address
mm
= 8-bit mask (set bits to be affected)
rr
= Signed relative offset $80 (–128) to $7F (+127)
(offset relative to address following machine code offset byte)
Operators
( )
Contents of register shown inside parentheses
Is transferred to
Is pulled from stack
Is pushed onto stack
Boolean AND
+
Arithmetic addition symbol except where used as inclusive-OR symbol
in Boolean formula
⊕
Exclusive-OR
Multiply
:
Concatenation
–
Arithmetic subtraction symbol or negation symbol (two’s complement)
Condition Codes
—
Bit not changed
0
Bit always cleared
1
Bit always set
Bit cleared or set, depending on operation
↓
Bit can be cleared, cannot become set
Table 3-2. Instruction Set (Sheet 8 of 8)
Mnemonic
Operation
Description
Addressing
Instruction
Condition Codes
Mode
Opcode
Operand
Cycles
S
X
H
I
N
Z
V
C
相關(guān)PDF資料
PDF描述
MC68882RC50A IC COPROCESSOR FLOAT PT 68-PGA
MC68908GR16CFJE IC MCU 16K FLASH 8MHZ SPI 32LQFP
MC68E360ZQ25VLR2 IC MPU QUICC 32BIT 357-PBGA
MC68EC000EI8R2 IC MPU 32BIT 85MHZ 68-PLCC
MC68EC030FE25CB1 IC MPU 32BIT ENH 25MHZ 132-CQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC6875 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CLOCK GENERATOR/DRIVER (SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT)
MC6875A 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CLOCK GENERATOR/DRIVER (SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT)
MC6875AL 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CLOCK GENERATOR/DRIVER (SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT)
MC6875L 制造商:MOTOROLA 功能描述:IC
MC688 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*