參數(shù)資料
型號: MC68711E20VFNE2
廠商: Freescale Semiconductor
文件頁數(shù): 69/138頁
文件大?。?/td> 0K
描述: IC MCU 8BIT 52-PLCC
標準包裝: 23
系列: HC11
核心處理器: HC11
芯體尺寸: 8-位
速度: 4MHz
連通性: SCI,SPI
外圍設(shè)備: POR,WDT
輸入/輸出數(shù): 38
程序存儲器容量: 20KB(20K x 8)
程序存儲器類型: OTP
EEPROM 大小: 512 x 8
RAM 容量: 768 x 8
電壓 - 電源 (Vcc/Vdd): 4.5 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x8b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 105°C
封裝/外殼: 52-LCC(J 形引線)
包裝: 管件
Central Processor Unit (CPU)
MC68HC711D3 Data Sheet, Rev. 2.1
36
Freescale Semiconductor
At the end of the interrupt service routine, a return-from interrupt (RTI) instruction is executed. The RTI
instruction causes the saved registers to be pulled off the stack in reverse order. Program execution
resumes at the return address.
Certain instructions push and pull the A and B accumulators and the X and Y index registers and are often
used to preserve program context. For example, pushing accumulator A onto the stack when entering a
subroutine that uses accumulator A and then pulling accumulator A off the stack just before leaving the
subroutine ensures that the contents of a register will be the same after returning from the subroutine as
it was before starting the subroutine.
3.2.5 Program Counter (PC)
The program counter, a 16-bit register, contains the address of the next instruction to be executed. After
reset, the program counter is initialized from one of six possible vectors, depending on operating mode
and the cause of reset.
3.2.6 Condition Code Register (CCR)
This 8-bit register contains:
Five condition code indicators (C, V, Z, N, and H)
Two interrupt masking bits (IRQ and XIRQ)
One stop disable bit (S)
In the M68HC11 CPU, condition codes are updated automatically by most instructions. For example, load
accumulator A (LDAA) and store accumulator A (STAA) instructions automatically set or clear the N, Z,
and V condition code flags. Pushes, pulls, add B to X (ABX), add B to Y (ABY), and transfer/exchange
instructions do not affect the condition codes. Refer to Table 3-2, which shows what condition codes are
affected by a particular instruction.
3.2.6.1 Carry/Borrow (C)
The C bit is set if the arithmetic logic unit (ALU) performs a carry or borrow during an arithmetic operation.
The C bit also acts as an error flag for multiply and divide operations. Shift and rotate instructions operate
with and through the carry bit to facilitate multiple-word shift operations.
3.2.6.2 Overflow (V)
The overflow bit is set if an operation causes an arithmetic overflow. Otherwise, the V bit is cleared.
3.2.6.3 Zero (Z)
The Z bit is set if the result of an arithmetic, logic, or data manipulation operation is 0. Otherwise, the Z
bit is cleared. Compare instructions do an internal implied subtraction and the condition codes, including
Z, reflect the results of that subtraction. A few operations (INX, DEX, INY, and DEY) affect the Z bit and
no other condition flags. For these operations, only = and
≠ conditions can be determined.
Table 3-1. Reset Vector Comparison
Mode
POR or RESET Pin
Clock Monitor
COP Watchdog
Normal
$FFFE, $FFFF
$FFFC, $FFFD
$FFFA, $FFFB
Test or boot
$BFFE, $BFFF
$BFFC, $FFFD
$BFFA, $FFFB
相關(guān)PDF資料
PDF描述
MC68882RC50A IC COPROCESSOR FLOAT PT 68-PGA
MC68908GR16CFJE IC MCU 16K FLASH 8MHZ SPI 32LQFP
MC68E360ZQ25VLR2 IC MPU QUICC 32BIT 357-PBGA
MC68EC000EI8R2 IC MPU 32BIT 85MHZ 68-PLCC
MC68EC030FE25CB1 IC MPU 32BIT ENH 25MHZ 132-CQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC6875 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CLOCK GENERATOR/DRIVER (SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT)
MC6875A 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CLOCK GENERATOR/DRIVER (SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT)
MC6875AL 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CLOCK GENERATOR/DRIVER (SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT)
MC6875L 制造商:MOTOROLA 功能描述:IC
MC688 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS