- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377885 > MB814405C-60 (Fujitsu Limited) CMOS 1M ×4 BIT Hyper Page Mode Dynamic RAM(CMOS 1M ×4 位超級頁面存取模式動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | MB814405C-60 |
| 廠商： | Fujitsu Limited |
| 英文描述： | CMOS 1M ×4 BIT Hyper Page Mode Dynamic RAM(CMOS 1M ×4 位超級頁面存取模式動態(tài)RAM) |
| 中文描述： | 的CMOS 100萬× 4位超頁模式動態(tài)RAM的CMOS（100萬× 4位超級頁面存取模式動態(tài)內(nèi)存） |
| 文件頁數(shù)： | 23/30頁 |
| 文件大?。?/td> | 372K |
| 代理商： | MB814405C-60 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
23
MB814405C-60/MB814405C-70
Fig. 16 – RAS-ONLY REFRESH (WE = OE = “H” or “L”)
DQ
(Output)
RAS
V
IH
V
IL
V
IH
V
IL
V
IH
V
IL
CAS
A
0
to A
9
V
OH
V
OL
DESCRIPTION
Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row
addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden
refresh.
RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is
latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.
t
RC
“H” or ”L”
t
RP
t
ASR
t
RPC
HIGH-Z
t
RAH
t
CRP
t
RAS
t
OFF
ROW ADDRESS
t
CRP
t
OH
Fig. 17 – CAS-BEFORE-RAS REFRESH (ADDRESSES = OE = “H” or “L”)
DQ
(Output)
RAS
V
IH
V
IL
V
IH
V
IL
CAS
V
OH
V
OL
DESCRIPTION
CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low
for the specified setup time (t
CSR
) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter
are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in prep-
aration for the next CAS-before-RAS refresh operation.
WE must be held High for the specified set up time (t
WSR
) before RAS goes Low in order not to enter “Test Mode”.
“H” or ”L”
t
RC
HIGH-Z
t
RAS
t
RPC
t
CPN
t
CSR
t
CHR
t
RP
t
OFF
t
OH
t
CSR
t
CPN
t
WSR
t
WHR
V
IH
V
IL
WE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB814405C-70 | CMOS 1M ×4 BIT Hyper Page Mode Dynamic RAM(CMOS 1M ×4 位超級頁面存取模式動態(tài)RAM) |
| MB814405D-60 | 1M ×4BIT Hyper Page Mode Dynamic RAM(CMOS 1M ×4 位超級頁面存取模式動態(tài)RAM) |
| MB814405D-60L | 1M ×4BIT Hyper Page Mode Dynamic RAM(CMOS 1M ×4 位超級頁面存取模式動態(tài)RAM) |
| MB814405D-70 | 1M ×4BIT Hyper Page Mode Dynamic RAM(CMOS 1M ×4 位超級頁面存取模式動態(tài)RAM) |
| MB814405D-7OL | 1M ×4BIT Hyper Page Mode Dynamic RAM(CMOS 1M ×4 位超級頁面存取模式動態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB814405D-60PJN | 制造商:FUJITSU Component Ltd 功能描述: |
| MB8146112 | 制造商:FUJITSU 功能描述:* |
| MB81461-12PSZ | 制造商:FUJITSU 功能描述:VRAM, FAST PAGE, 64KX4, 24 Pin, Plastic, ZIP |
| MB81461B-12 | 制造商:FUJITSU 功能描述: 制造商:FUGITSU 功能描述:81461B-12 制造商:FUJITSU 功能描述:81461B-12 |
| MB81464-12 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:MOS 262,144 BIT DYNAMIC RANDOM ACCESS MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。