- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296348 > M29DW640F70N6F (STMICROELECTRONICS) 4M X 16 FLASH 3V PROM, 70 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | M29DW640F70N6F |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | PROM |
| 英文描述： | 4M X 16 FLASH 3V PROM, 70 ns, PDSO48 |
| 封裝： | 12 X 20 MM, LEAD FREE, PLASTIC, TSOP-48 |
| 文件頁數(shù)： | 5/74頁 |
| 文件大?。?/td> | 556K |
| 代理商： | M29DW640F70N6F |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
M29DW640F
Signal descriptions
2
Signal descriptions
See Figure 1: Logic diagram, and Table 1: Signal names, for a brief overview of the signals
connected to this device.
2.1
Address Inputs (A0-A21)
The Address Inputs select the cells in the memory array to access during Bus Read
operations. During Bus Write operations they control the commands sent to the Command
Interface of the internal state machine.
2.2
Data Inputs/Outputs (DQ0-DQ7)
The Data I/O outputs the data stored at the selected address during a Bus Read operation.
During Bus Write operations they represent the commands sent to the Command Interface
of the internal state machine.
2.3
Data Inputs/Outputs (DQ8-DQ14)
The Data I/O outputs the data stored at the selected address during a Bus Read operation
when BYTE is High, VIH. When BYTE is Low, VIL, these pins are not used and are high
impedance. During Bus Write operations the Command Register does not use these bits.
When reading the Status Register these bits should be ignored.
2.4
Data Input/Output or Address Input (DQ15A–1)
When BYTE is High, VIH, this pin behaves as a Data Input/Output pin (as DQ8-DQ14).
When BYTE is Low, VIL, this pin behaves as an address pin; DQ15A–1 Low will select the
LSB of the addressed Word, DQ15A–1 High will select the MSB. Throughout the text
consider references to the Data Input/Output to include this pin when BYTE is High and
references to the Address Inputs to include this pin when BYTE is Low except when stated
explicitly otherwise.
2.5
Chip Enable (E)
The Chip Enable, E, activates the memory, allowing Bus Read and Bus Write operations to
be performed. When Chip Enable is High, VIH, all other pins are ignored.
2.6
Output Enable (G)
The Output Enable, G, controls the Bus Read operation of the memory.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M29F002BB120K1 | 2 Mbit 256Kb x8, Boot Block Single Supply Flash Memory |
| M29F016D90M6F | 2M X 8 FLASH 5V PROM, 90 ns, PDSO44 |
| M29F016D70N1E | 2M X 8 FLASH 5V PROM, 70 ns, PDSO40 |
| M29F100B-150M3TR | 128K X 8 FLASH 5V PROM, 150 ns, PDSO44 |
| M29F200B-90XM3 | 256K X 8 FLASH 5V PROM, 90 ns, PDSO44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M29DW640F70N6T | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:64 Mbit (8Mb x8 or 4Mb x16, Multiple Bank, Page, Boot Block) 3V Supply Flash Memory |
| M29DW640F70ZE1 | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:64 Mbit (8Mb x8 or 4Mb x16, Multiple Bank, Page, Boot Block) 3V Supply Flash Memory |
| M29DW640F70ZE1E | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:64 Mbit (8Mb x8 or 4Mb x16, Multiple Bank, Page, Boot Block) 3V Supply Flash Memory |
| M29DW640F70ZE1F | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:64 Mbit (8Mb x8 or 4Mb x16, Multiple Bank, Page, Boot Block) 3V Supply Flash Memory |
| M29DW640F70ZE1T | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:64 Mbit (8Mb x8 or 4Mb x16, Multiple Bank, Page, Boot Block) 3V Supply Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。