- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296348 > M29DW640F70N6F (STMICROELECTRONICS) 4M X 16 FLASH 3V PROM, 70 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | M29DW640F70N6F |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | PROM |
| 英文描述： | 4M X 16 FLASH 3V PROM, 70 ns, PDSO48 |
| 封裝： | 12 X 20 MM, LEAD FREE, PLASTIC, TSOP-48 |
| 文件頁數(shù)： | 19/74頁 |
| 文件大?。?/td> | 556K |
| 代理商： | M29DW640F70N6F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Command interface
M29DW640F
4.2.2
Quadruple Word Program command
This is used to write a page of four adjacent Words, in x16 mode, in parallel. The addresses
of the four Words must differ only in A1 and A0.
Five bus write cycles are necessary to issue the command.
1.
The first bus cycle sets up the command.
2.
The second bus cycle latches the Address and the Data of the first Word to be written.
3.
The third bus cycle latches the Address and the Data of the second Word to be written.
4.
The fourth bus cycle latches the Address and the Data of the third Word to be written.
5.
The fifth bus cycle latches the Address and the Data of the fourth Word to be written
and starts the Program/Erase Controller.
4.2.3
Double Byte Program
command
This is used to write two adjacent Bytes in x8 mode, in parallel. The addresses of the two
Bytes must differ only in DQ15A-1.
Three bus write cycles are necessary to issue the command.
1.
The first bus cycle sets up the command.
2.
The second bus cycle latches the Address and the Data of the first Byte to be written.
3.
The third bus cycle latches the Address and the Data of the second Byte to be written
and starts the Program/Erase Controller.
4.2.4
Quadruple Byte Program
command
This is used to write four adjacent Bytes in x8 mode, in parallel. The addresses of the four
Bytes must differ only in A0, DQ15A-1.
Five bus write cycles are necessary to issue the command.
1.
The first bus cycle sets up the command.
2.
The second bus cycle latches the Address and the Data of the first Byte to be written.
3.
The third bus cycle latches the Address and the Data of the second Byte to be written.
4.
The fourth bus cycle latches the Address and the Data of the third Byte to be written.
5.
The fifth bus cycle latches the Address and the Data of the fourth Byte to be written and
starts the Program/Erase Controller.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M29F002BB120K1 | 2 Mbit 256Kb x8, Boot Block Single Supply Flash Memory |
| M29F016D90M6F | 2M X 8 FLASH 5V PROM, 90 ns, PDSO44 |
| M29F016D70N1E | 2M X 8 FLASH 5V PROM, 70 ns, PDSO40 |
| M29F100B-150M3TR | 128K X 8 FLASH 5V PROM, 150 ns, PDSO44 |
| M29F200B-90XM3 | 256K X 8 FLASH 5V PROM, 90 ns, PDSO44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M29DW640F70N6T | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:64 Mbit (8Mb x8 or 4Mb x16, Multiple Bank, Page, Boot Block) 3V Supply Flash Memory |
| M29DW640F70ZE1 | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:64 Mbit (8Mb x8 or 4Mb x16, Multiple Bank, Page, Boot Block) 3V Supply Flash Memory |
| M29DW640F70ZE1E | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:64 Mbit (8Mb x8 or 4Mb x16, Multiple Bank, Page, Boot Block) 3V Supply Flash Memory |
| M29DW640F70ZE1F | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:64 Mbit (8Mb x8 or 4Mb x16, Multiple Bank, Page, Boot Block) 3V Supply Flash Memory |
| M29DW640F70ZE1T | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:64 Mbit (8Mb x8 or 4Mb x16, Multiple Bank, Page, Boot Block) 3V Supply Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。