- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369885 > LXT386BE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT386BE |
| 英文描述： | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| 中文描述： | 的PCM收發(fā)器|四|優(yōu)稅PCM-30/E-1 |的CMOS | BGA封裝| 160PIN |塑料 |
| 文件頁(yè)數(shù)： | 44/80頁(yè) |
| 文件大?。?/td> | 1112K |
| 代理商： | LXT386BE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
LXT384
—
Octal T1/E1/J1 Transceiver
44
Datasheet
Table 25. Pulse Shaping Data Register, PSDAT (11h)
Bit
Name
Function
0-2
LEN 0-2
1, 3
LEN0-2 determine the LXT384 operation mode: T1 or E1. In addition, for T1 operation,
LEN2-0 set the pulse shaping to meet the T1.102 pulse template at the DSX-1 cross-
connect point for various cable lengths:
LEN2
LEN1
LEN0
Line Length
Cable Loss
2
Operation
Mode
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
0 - 133 ft. ABAM
133 - 266 ft. ABAM
266 - 399 ft. ABAM
399 - 533 ft. ABAM
533 - 655 ft. ABAM
0.6 dB
1.2 dB
1.8 dB
2.4 dB
3.0 dB
T1
0 0 0
E1 G.703, 75
coaxial cable and 120
twisted pair cable.
E1
3 -
7
-
Reserved.
1. On power-on reset the register is set to
“
0
”
.
2. Maximum cable loss at 772 KHz.
3. When reading LEN, bit values appear inverted.
“
B2
”
revision silicon will fix this so the bits read back
correctly.
Table 26. Output Enable Register, OER (12h)
Bit
1
Name
Function
7-0
OE7 - OE0
Setting a bit to
“
1
”
tristates the output driver of the corresponding transceiver.
1. On power-up all the register bits are set to
“
0
”
.
Table 27. AIS Status Monitor Register, AIS (13h)
Bit
1
Name
Function
7-0
AIS7-AIS0
Respective bit(s) are set to
“
1
”
every time the receiver detects a AIS condition in
transceivers 7-0.
1. On power-up all the register bits are set to
“
0
”
. All AIS interrupts are cleared by a single read operation.
Table 28. AIS Interrupt Enable Register, AISIE (14h)
Bit
1
Name
Function
7-0
AISIE7-AISIE0
Transceiver 7-0 AIS interrupts are enabled by writing a
“
1
”
to the respective bit.
1. On power-up all the register bits are set to
“
0
”
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT386LE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT388LE | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400JE | Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler |
| LXT6155LE | Telecomm/Datacomm |
| LXT6251A | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT386LE | 制造商:LEVEL1 功能描述: |
| LXT388LE | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400 | 制造商:LVL1 制造商全稱(chēng):LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver |
| LXT400JE | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Transceiver Circuit For Telecommunications |
| LXT441 | 制造商:LVL1 制造商全稱(chēng):LVL1 功能描述:Switched 56/DDS Integrated DSU/CSU |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。