- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369885 > LXT386BE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | LXT386BE |
| 英文描述： | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| 中文描述： | 的PCM收發(fā)器|四|優(yōu)稅PCM-30/E-1 |的CMOS | BGA封裝| 160PIN |塑料 |
| 文件頁數(shù)： | 30/80頁 |
| 文件大?。?/td> | 1112K |
| 代理商： | LXT386BE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
LXT384
—
Octal T1/E1/J1 Transceiver
30
Datasheet
2.5
Line Protection
Figure 6 on page 29
shows recommended line interface circuitry. In the receive side, the 1 k
series resistors protect the receiver against current surges coupled into the device. Due to the high
receiver impedance (70 k
typ.) the resistors do not affect the receiver sensitivity. In the transmit
side, the Schottky diodes D1-D4 protect the output driver.While not mandatory for normal
operation, these protection elements are strongly recommended to improve the design robustness.
2.6
Jitter Attenuation
A digital Jitter Attenuation Loop (JAL) combined with a FIFO provides Jitter attenuation. The JAL
is internal and requires no external crystal nor high-frequency (higher than line rate) reference
clock.
In Host Mode, the Global Control Register (GCR) determines whether the JAL is positioned in the
receive or transmit path. In Hardware Mode, the JAL position is determined by the JASEL pin.
The FIFO is a 32 x 2-bit or 64 x 2-bit register (selected by the FIFO64 bit in the GCR). Data is
clocked into the FIFO with the associated clock signal (TCLK or RCLK), and clocked out of the
FIFO with the dejittered JAL clock (
Figure 7
). When the FIFO is within two bits of overflowing or
underflowing, the FIFO adjusts the output clock by
1/8
of a bit period. The Jitter Attenuator
produces a constant delay of 16 or 32 bits in the associated path (refer to test specifications). This
feature can be used for hitless switching applications. This advanced digital jitter attenuator meets
latest jitter attenuation specifications. See
Table 3
.
Under software control, the low limit jitter attenuator corner frequency depends on FIFO length
and the JACF bit setting (this bit is in the GCR register). In Hardware Mode, the FIFO length is
fixed to 64 bits. The corner frequency is fixed to 6 Hz for T1 mode and 3.5 Hz for E1 mode.
Table 3. Jitter Attenuation Specifications
T1
E1
AT&T Pub 62411
ITU-T G.736
GR-253-CORE
1
ITU-T G.742
3
TR-TSY-000009
2
ITU-T G.783
4
ETSI CTR12/13
BAPT 220
1. Category I, R5-203.
2. Section 4.6.3.
3. Section 6.2 When used with the SXT6234 E2-E1 mux/demux.
4. Section 6.2.3.3 combined jitter when used with the SXT6251 21E1 mapper.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT386LE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT388LE | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400JE | Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler |
| LXT6155LE | Telecomm/Datacomm |
| LXT6251A | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT386LE | 制造商:LEVEL1 功能描述: |
| LXT388LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400 | 制造商:LVL1 制造商全稱:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver |
| LXT400JE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver Circuit For Telecommunications |
| LXT441 | 制造商:LVL1 制造商全稱:LVL1 功能描述:Switched 56/DDS Integrated DSU/CSU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。