參數(shù)資料
型號: LXT386BE
英文描述: PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC
中文描述: 的PCM收發(fā)器|四|優(yōu)稅PCM-30/E-1 |的CMOS | BGA封裝| 160PIN |塑料
文件頁數(shù): 26/80頁
文件大小: 1112K
代理商: LXT386BE
LXT384
Octal T1/E1/J1 Transceiver
26
Datasheet
Each output driver is supplied by a separate power supply (TVCC and TGND). The transmit pulse
shaper is bypassed if no MCLK is supplied while TCLK is pulled High. In this case TPOS and
TNEG control the pulse width and polarity on TTIP and TRING. With MCLK supplied and TCLK
pulled High, the driver enters TAOS (Transmit All Ones pattern). Note: the TAOS generator uses
MCLK as a timing reference. In order to assure that the output frequency is within specification
limits, MCLK must have the applicable stability. TAOS is inhibited during Remote Loopback.
2.3.1
Transmit Pulse Shaping
The transmitted pulse shape is internally generated using a high speed D/A converter. Shaped
pulses are further applied to the line driver for transmission onto the line at TTIP and TRING. The
line driver provides a constant low output impedance regardless of whether it is driving marks,
spaces or if it is in transition. This well controlled dynamic impedance provides excellent return
loss when used with external precision resistors (± 1% accuracy) in series with the transformer.
2.3.1.1
Hardware Mode
In hardware mode, pins LEN0-2 determine the pulse shaping as described in
Table 2
. The LEN
settings also determine whether the operating mode is T1 or E1.
Note:
In hardware mode, all eight ports will share the same pulse shaping setting. Independent pulse
shaping for each channel is available in host mode.
2.3.1.2
Host Mode
In Host Mode, the contents of the Pulse Shaping Data Register (PSDAT) determines the shape of
pulse output at TTIP/TRING. Please refer to
Table 24
and
Table 25
.
Figure 5. 50% AMI Encoding
TTIP
TRING
1
0
1
Bit Cell
相關(guān)PDF資料
PDF描述
LXT386LE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT388LE PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT400JE Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler
LXT6155LE Telecomm/Datacomm
LXT6251A ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT386LE 制造商:LEVEL1 功能描述:
LXT388LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT400 制造商:LVL1 制造商全稱:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver
LXT400JE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver Circuit For Telecommunications
LXT441 制造商:LVL1 制造商全稱:LVL1 功能描述:Switched 56/DDS Integrated DSU/CSU