- 您現(xiàn)在的位置：買賣IC網 > PDF目錄369872 > LU3X34FTR (Lineage Power) Quad 3 V 10/100 Ethernet Transceiver(四通道10M位/秒和100 M位/秒以太網收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | LU3X34FTR |
| 廠商： | Lineage Power |
| 英文描述： | Quad 3 V 10/100 Ethernet Transceiver(四通道10M位/秒和100 M位/秒以太網收發(fā)器) |
| 中文描述： | 四3伏10/100以太網收發(fā)器（四通道1000萬位/秒和100海里位/秒以太網收發(fā)器） |
| 文件頁數(shù)： | 39/52頁 |
| 文件大?。?/td> | 678K |
| 代理商： | LU3X34FTR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Lucent Technologies Inc.
39
Preliminary Data Sheet
July 2000
LU3X34FTR
Quad 3 V 10/100 Ethernet Transceiver TX/FX
Table 25. Config 100 Register (Register 18h)
10
MF Preamble Suppression
Enable
1—MDIO preamble suppression enabled
0—MDIO preamble suppression disabled
LU3X34FTR can accept management
frames without preamble as described in
bit 6 of register 1h. This bit allows the user
to enable or disable the preamble sup-
pression function.
1—Part is in 100 Mbit mode
0—Part is in 10 Mbit mode
This value is not defined during the auto-
negotiation period.
1—Part is in full-duplex mode
0—Part is in half-duplex mode
This value is not defined during the auto-
negotiation period.
Reserved.
Reserved.
1—3-state ACTLED output
0—Normal operation
1—3-state LEDLNK output
0—Normal operation
Reserved.
1—3-state LEDFD output
0—Normal operation
1—3-state LEDSP output
0—Normal operation
R/W
1h
9
Speed Status
RO
0h
8
Duplex Status
RO
0h
7
6
5
Reserved
Reserved
ACTLED Off
R/W
R/W
R/W
1h
1h
0
4
LEDLNK Off
R/W
0
3
2
Reserved
LEDFD Off
R/W
R/W
1h
0
1
LEDSP Off
R/W
0
0
LED Pulse Stretching Disable 1—LED pulse stretching disabled
0—LED pulse stretching enabled
When set to 1 all LED outputs are
stretched 48 ms—72 ms.
R/W
0
Bit(s)
15
Name
BPSCR
Description
R/W
R/W
Default
FOSEL
1—Disable scrambler/descrambler
0—Enable scrambler/descrambler
Reserved.
Reserved.
Reserved.
14
13
12
Reserved
Reserved
Reserved
RO
RO
RO
0h
0h
0h
Bit(s)
Name
Description
R/W
Default
MII Registers
(continued)
Table 24. PHY Control/Status Register (Register 17h)
(continued)
相關PDF資料 |
PDF描述 |
|---|---|
| LU3X54FT | QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX |
| LU3X54FTL | QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FTL-HS208-DB | QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FT | Quad-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX(應用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網收發(fā)器) |
| LU5X34F | Quad Gigabit Ethernet Transceiver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LU3X34FTR-HS128-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad 3 V 10/100 Ethernet Transceiver TX/FX |
| LU3X54FT | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX |
| LU3X54FTL | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FTLHS208 | 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208 |
| LU3X54FTL-HS208-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX |
發(fā)布緊急采購，3分鐘左右您將得到回復。