參數(shù)資料
型號： LU3X34FTR
廠商： Lineage Power
英文描述： Quad 3 V 10/100 Ethernet Transceiver(四通道10M位/秒和100 M位/秒以太網(wǎng)收發(fā)器)
中文描述： 四3伏10/100以太網(wǎng)收發(fā)器（四通道1000萬位/秒和100海里位/秒以太網(wǎng)收發(fā)器）
文件頁數(shù)： 28/52頁
文件大?。?/td> 678K
代理商： LU3X34FTR
28
Lucent Technologies Inc.
LU3X34FTR
Quad 3 V 10/100 Ethernet Transceiver TX/FX
Preliminary Data Sheet
July 2000
Functional Description
(continued)
Reset Operation
The LU3X34FTR can be reset either by hardware or
software. A hardware reset is accomplished by apply-
ing a negative pulse, with a duration of at least 1 ms to
the RSTZ pin of the LU3X34FTR during normal opera-
tion. A software reset is activated by setting the reset
bit in the basic mode control register (bit 15, register
00h). This bit is self-clearing and, when set, will return
a value of 1 until the software reset operation has com-
pleted.
Hardware reset operation samples the pins and initial-
izes all registers to their default values. This process
includes re-evaluation of all hardware-configurable reg-
isters. A hardware reset affects all four PHYs in the
device.
A software reset can reset an individual PHY, and it
does not latch the external pins or reset the registers to
their respective default values.
Logic levels on several I/O pins are detected during a
hardware reset to determine the initial functionality of
LU3X34FTR. Some of these pins are used as output
ports after reset operation.
Care must be taken to ensure that the configuration
setup will not interfere with normal operation. Dedi-
cated configuration pins can be tied to Vcc or ground
directly. Configuration pins multiplexed with logic level
output functions should be either weakly pulled up or
weakly pulled down through resistors. Configuration
pins multiplexed with LED outputs should be set up
with one of the following circuits shown in Figure 11.
The 10 k
resistor is required only for nondefault con-
figuartion.
Pins ANEN, FD10, FD100, and HD100 have internal
pull-up resistors, making their default value a 1 without
any external components. Pins FOSEL, SMII_EN, and
PHYAD[2:4] have internal pull-down resistors, making
their default value a 0 without any external compo-
nents.
Note:
The MDIO pin is pulled low during reset.
5-6783(F).a
Figure 11. LED Configuration
PHY Address
The PHY device address is stored in bits [4:0] of the PHY address register (register address 19h). The upper 3 bits
of this field are initialized by the three I/O pins designated as PHY[4:2] during powerup or hardware reset and can
be changed afterward by writing into this register address (19h). The lower 2 bits are initialized to 00 and represent
the PHY address for port 0. The PHY address for all subsequent ports are increments from this base address (i.e.,
PHY address for port 0 = 10h, PHY address for port 1 = 11h, PHY address for port 2 = 12h, PHY address for
port 3 = 13h). These unique 5-bit addresses are used during serial management interface communication.
I/O PIN
I/O PIN
LOGIC 1 CONFIGURATION
LOGIC 0 CONFIGURATION
10 k
10 k
相關(guān)PDF資料
PDF描述
LU3X54FT QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX
LU3X54FTL QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTL-HS208-DB QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FT Quad-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器)
LU5X34F Quad Gigabit Ethernet Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LU3X34FTR-HS128-DB 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad 3 V 10/100 Ethernet Transceiver TX/FX
LU3X54FT 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX
LU3X54FTL 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTLHS208 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208
LU3X54FTL-HS208-DB 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*