參數(shù)資料
型號(hào)： LU3X34FTR-HS128-DB
英文描述： Quad 3 V 10/100 Ethernet Transceiver TX/FX
中文描述： 四3伏10/100以太網(wǎng)收發(fā)器德克薩斯州/外匯
文件頁(yè)數(shù)： 27/52頁(yè)
文件大?。?/td> 678K
代理商： LU3X34FTR-HS128-DB
Lucent Technologies Inc.
27
Preliminary Data Sheet
July 2000
LU3X34FTR
Quad 3 V 10/100 Ethernet Transceiver TX/FX
Functional Description
(continued)
Automatic Link Polarity Detection.
The
LU3X34FTR's 10Base-T transceiver module incorpo-
rates an automatic link polarity detection circuit. The
inverted polarity is determined when seven consecutive
link pulses of inverted polarity or three consecutive
packets are received with inverted end-of-packet
pulses. If the input polarity is reversed, the error condi-
tion will be automatically corrected and reported in
bit 15 of register 1Ch.
The automatic link polarity detection function can be
disabled by setting bit 3 of register 1Ah.
Clock Synthesizer
The LU3X34FTR implements a clock synthesizer that
generates all the reference clocks needed from a single
external frequency source. The clock source must be a
TTL level signal at 25 MHz ± 50 ppm.
Autonegotiation
The autonegotiation function provides a mechanism for
exchanging configuration information between two
ends of a link segment and automatically selecting the
highest-performance mode of operation supported by
both devices. Fast link pulse (FLP) bursts provide the
signaling used to communicate autonegotiation abilities
between two devices at each end of a link segment. For
further detail regarding autonegotiation, refer to
Clause 28 of the IEEE802.3u specification. The
LU3X34FTR supports four different Ethernet protocols,
so the inclusion of autonegotiation ensures that the
highest-performance protocol will be selected based on
the ability of the link partner.
The autonegotiation function within the LU3X34FTR
can be controlled either by internal register access or
by the use of configuration pins. At powerup and at
device reset, the configuration pins are sampled. If dis-
abled, autonegotiation will not occur until software
enables bit 12 in register 0. If autonegotiation is
enabled, the negotiation process will commence imme-
diately.
When autonegotiation is enabled, the LU3X34FTR
transmits the abilities programmed into the autonegoti-
ation advertisement register at address 4h via FLP
bursts. Any combination of 10 Mbits/s, 100 Mbits/s,
half-duplex, and full-duplex modes may be selected.
Autonegotiation controls the exchange of configuration
information. Upon successful autonegotiation, the abili-
ties reported by the link partner are stored in the auto-
negotiation link partner ability register at address 5h.
The contents of the autonegotiation link partner ability
register are used to automatically configure to the
highest-performance protocol between the local and
far-end nodes. Software can determine which mode
has been configured by autonegotiation by comparing
the contents of register 04h and 05h and then selecting
the technology whose bit is set in both registers of high-
est priority relative to the following list.
1. 100Base-TX full duplex (highest priority).
2. 100Base-TX half duplex.
3. 10Base-T full duplex.
4. 10Base-T half duplex (lowest priority).
The basic mode control register at address 00h pro-
vides control of enabling, disabling, and restarting of
the autonegotiation function. When autonegotiation is
disabled, the speed selection bit (bit 13) controls
switching between 10 Mbits/s or 100 Mbits/s operation,
while the duplex mode bit (bit 8) controls switching
between full-duplex operation and half-duplex opera-
tion. The speed selection and duplex mode bits have
no effect on the mode of operation when the autonego-
tiation enable bit (bit 12) is set.
The basic mode status register at address 01h indi-
cates the set of available abilities for technology types
(bits 15 to 11), autonegotiation ability (bit 3), and
extended register capability (bit 0). These bits are hard-
wired to indicate the full functionality of the
LU3X34FTR. The BMSR also provides status on:
1. Whether autonegotiation is complete (bit 5).
2. Whether the link partner is advertising that a remote
fault has occurred (bit 4).
3. Whether a valid link has been established (bit 2).
The autonegotiation advertisement register at address
04h indicates the autonegotiation abilities to be adver-
tised by the LU3X34FTR. All available abilities are
transmitted by default, but any ability can be sup-
pressed by writing to this register or configuring exter-
nal pins.
The autonegotiation link partner ability register at
address 05h indicates the abilities of the link partner as
indicated by autonegotiation communication. The con-
tents of this register are considered valid when the
autonegotiation complete bit (bit 5, register address
01h) is set.
相關(guān)PDF資料
PDF描述
LU3X34FTR Quad 3 V 10/100 Ethernet Transceiver(四通道10M位/秒和100 M位/秒以太網(wǎng)收發(fā)器)
LU3X54FT QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX
LU3X54FTL QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTL-HS208-DB QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FT Quad-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LU3X54FT 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX
LU3X54FTL 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTLHS208 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208
LU3X54FTL-HS208-DB 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTLHS208-DB 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208-DB
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*