- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369872 > LU3X34FTR-HS128-DB Quad 3 V 10/100 Ethernet Transceiver TX/FX PDF資料下載
參數(shù)資料
| 型號： | LU3X34FTR-HS128-DB |
| 英文描述： | Quad 3 V 10/100 Ethernet Transceiver TX/FX |
| 中文描述： | 四3伏10/100以太網(wǎng)收發(fā)器德克薩斯州/外匯 |
| 文件頁數(shù)： | 17/52頁 |
| 文件大?。?/td> | 678K |
| 代理商： | LU3X34FTR-HS128-DB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Lucent Technologies Inc.
17
Preliminary Data Sheet
July 2000
LU3X34FTR
Quad 3 V 10/100 Ethernet Transceiver TX/FX
Functional Description
(continued)
Media Independent Interface (MII)—Internal
The LU3X34FTR implements IEEE802.3u Clause 22
compliant MII interface which connects to the MII-RMII
module. This module converts the 4-bit MII receive
data to 2-bit RMII receive data. Similarly, it converts the
2-bit RMII transmit data (received from the MAC) to
4-bit MII transmit data. The following describes the
internal MII functions.
Transmit Data Interface
Each internal MII transmit data interface comprises
seven signals: TXD[3:0] are the nibble size data path,
TXEN signals the presence of data on TXD, TXER indi-
cates substitution of data with the HALT symbol, and
TXCLK carries the transmit clock that synchronizes all
the transmit signals. TXCLK is usually supplied by the
on-chip clock synthesizer.
Receive Data Interface
Each internal MII receive data interface also comprises
seven signals: RXD[3:0] are the nibble size data path,
RXDV signals the presence of data on RXD, RXER
indicates the validity of data, and RXCLK carries the
receive clock. Depending upon the operation mode,
RXCLK signal is generated by the clock recovery mod-
ule of either the 100Base-X or 10Base-T receiver.
Status Interface
Two internal MII status signals, COL and CRS, are gen-
erated in each of the four channels to indicate collision
status and carrier sense status. COL is asserted asyn-
chronously whenever the respective channel of
LU3X34FTR is transmitting and receiving at the same
time in a half-duplex operation mode. CRS is asserted
asynchronously whenever there is activity on either the
transmitter or the receiver. In repeater or full-duplex
mode, CRS is asserted only when there is activity on
the receiver.
Operation Modes
Each channel of the LU3X34FTR supports two opera-
tion modes and an isolate mode as described below.
100 Mbits/s Mode
. For 100 Mbits/s operation, the
internal MII operates in nibble mode with a clock rate of
25 MHz. In normal operation, the internal MII data at
RXD[3:0] and TXD[3:0] are 4 bits wide.
10 Mbits/s Mode
. For 10 Mbits/s nibble mode opera-
tion, the TXCLK and RXCLK operate at 2.5 MHz. The
data paths are 4 bits wide using TXD[3:0] and
RXD[3:0] signal lines.
MII Isolate Mode
. The LU3X34FTR implements an MII
isolate mode that is controlled by bit 10 of each one of
the four control registers (register 0h). At reset,
LU3X34FTR will initialize this bit to the logic level tran-
sition of the ISOLATE pin. Setting the bit to a 1 will also
put the port in MII isolate mode.
When in isolate mode, the specified port on the
LU3X34FTR does not respond to packet data present
at TXD[3:0], TXEN, and TXER inputs and presents a
high impedance on the TXCLK, RXCLK, RXDV, RXER,
RXD[3:0], COL, and CRS outputs. The LU3X34FTR
will continue to respond to all management transac-
tions while the PHY is in isolate mode.
Serial Management Interface (SMI)
The serial management interface is used to obtain sta-
tus and to configure the PHY. This mechanism corre-
sponds to the MII specifications for 100Base-X (Clause
22), and supports registers 0 through 6. Additional ven-
dor-specific registers are implemented within the range
of 16 to 31. All the registers are described in the MII
Registers section.
Management Register Access
The SMI consists of two pins, management data clock
(MDC) and management data input/output (MDIO).
The LU3X34FTR is designed to support an MDC fre-
quency specified in the IEEEspecification of up to
2.5 MHz. The MDIO line is bidirectional and may be
shared by up to 32 devices.
The MDIO pin requires a 1.5 k
pull-up resistor which,
during idle and turnaround periods, will pull MDIO to a
logic one state. Each MII management data frame is
64 bits long. The first 32 bits are preamble consisting of
32 contiguous logic one bits on MDIO and 32 corre-
sponding cycles on MDC. Following preamble is the
start-of-frame field indicated by a <01> pattern. The
next field signals the operation code (OP): <10> indi-
cates read from MII management register operation,
and <01> indicates write to MII management register
operation. The next two fields are PHY device address
and MII management register address. Both of them
are 5 bits wide, and the most significant bit is trans-
ferred first.
During read operation, a 2-bit turnaround (TA) time
spacing between the register address field and data
field is provided for the MDIO to avoid contention. Fol-
lowing the turnaround time, a 16-bit data stream is read
from or written into the MII management registers of
the LU3X34FTR.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LU3X34FTR | Quad 3 V 10/100 Ethernet Transceiver(四通道10M位/秒和100 M位/秒以太網(wǎng)收發(fā)器) |
| LU3X54FT | QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX |
| LU3X54FTL | QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FTL-HS208-DB | QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FT | Quad-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LU3X54FT | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX |
| LU3X54FTL | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FTLHS208 | 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208 |
| LU3X54FTL-HS208-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FTLHS208-DB | 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208-DB |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。