參數(shù)資料
型號(hào)： LF3370
廠商： Logic Devices Incorporated
英文描述： High-Definition Video Format Converter(高清晰度視頻格式轉(zhuǎn)換器)
中文描述： 高清晰度視頻格式轉(zhuǎn)換器（高清晰度視頻格式轉(zhuǎn)換器）
文件頁(yè)數(shù)： 4/22頁(yè)
文件大?。?/td> 256K
代理商： LF3370
DEVICES INCORPORATED
LF3370
High-Definition Video Format Converter
4
08/21/2000–LDS.3370-E
Video Imaging Products
counter reaches its user-defined
terminal count; a HIGH to LOW
transition of HBLANK and/ or RESET
will reset the flags.
INBIAS
1-0
— Input Bias Control
INBIAS
1-0
determines which of the
four user-programmable Input Bias
registers are used to sum with the
input data.
OUTBIAS
1-0
— Output Bias Control
OUTBIAS
1-0
determines which of the
four user-programmable Output Bias
registers are used to sum with the
output data.
RSL
1-0
— Round/Select/Limit Control
RSL
1-0
determines which of the user-
programmable Round/ Select/ Limit
registers (RSL registers) are used in
the RSL circuitry. A value of 00 on
RSL
1-0
selects RSL register 0. A value
of 01 selects RSL register 1 and so on.
RSL
1-0
is latched on the rising edge of
CLK.
OE — Output Enable
When OE is LOW, W
12-0
, X
12-0
, Y
12-0
,
and Z
12-0
are enabled for output.
When OE is HIGH, W
12-0
, X
12-0
, Y
12-0
,
and Z
12-0
are placed in a high-
impedance state.
PAUSE — LF Interface
TM
Pause
When PAUSE is HIGH, the LF3370
LF Interface
TM
loading sequence is
halted until PAUSE is returned to a
LOW state. This effectively allows
the user to load coefficients and
control registers at a slower rate than
the master clock.
RESET — Reset
RESET is used to reset all program-
mable flags and line up clock edges
during single muxed input or single
muxed output events. RESET is used
at power up or just after device
configuration.
SIGNAL DEFINITIONS
Power
V
CC
and GND
+3.3 V power supply. All pins must
be connected.
Clock
CLK — Master Clock
The rising edge of CLK strobes all
enabled registers. To guarantee data
integrity, a minimum of 10KHz must
be maintained.
Inputs
A
12-0
, B
12-0
, C
12-0,
D
12-0
— Data Inputs
A
12-0
, B
12-0
, C
12-0
, and D
12-0
are the
13-bit registered data input ports.
Data is latched on the rising edge of
CLK.
CF
12-0
— Coefficient Input
CF
12-0
is used to address and load
Colorspace/ Key Scaler coefficient
banks, Round/ Select/ Limit registers,
and Configuration registers. Data
present on CF
12-0
is latched into the
LF Interface
TM
on the rising edge of
CLK when LD is LOW.
CA
1-0
— Coefficient Address
CA
1-0
determines which of the four
user-programmable Colorspace/ Key
Scaler Coefficients are used.
Outputs
W
12-0
, X
12-0
, Y
12-0
, Z
12-0
— Data Outputs
W
12-0
, X
12-0
, Y
12-0
, and Z
12-0
are the
13-bit registered data output ports.
The data present on the output ports
will correspond to the appropiate
input data, based on the
user-progammable configuration.
Controls
LD — Coefficient Load
When LD is LOW, data on CF
12-0
is
latched into the LF3370 LF Interface
TM
on the rising edge of CLK. When LD
is HIGH, data is not loaded into
the LF Interface
TM
. When enabling
the LF Interface
TM
for data input, a
HIGH to LOW transition of LD is
required in order for the input
circuitry to function properly.
Therefore, LD must be set HIGH
immediately after power up to
ensure proper operation of the input
circuitry.
SYNC — Synchronization for data alignment
SYNC control signal is required to
properly synchronize the input
demultiplexer, output multiplexer,
and halfband filters to the data
flowing through the LF3370. A HIGH
to LOW transition tells the core which
sample corresponds to a Cb/ Cr
sample for proper de-multiplexing
and multiplexing. This signal will
also synchronize the half-band filters
into a decimation/ interpolation
sequence.
DATAPASS — Datapass Mode
DATAPASS is used to place the
LF3370 in a mode of operation that
allows the user to pass data through
the core (Input/ Output Bias Adders,
LUTs, Hafband Interpolator/
Decimator, Colorspace/ Key Scaler)
without any processing.
HBLANK — Horizontal Blanking Control
HBLANK is used for data replace-
ment corresponding to user-selectable
blanking levels. A HIGH to LOW
transition resets the counter and the
HFx flags.
HF
1
/HF
0
— HBlank Flags
HF
1
and HF
0
are two general purpose
flags used to indicate when a 20-bit
相關(guān)PDF資料
PDF描述
LF39J8 DIODE ZENER TRIPLE ISOLATED 200mW 8.2Vz 20mA-Izt 0.05 3uA-Ir 6.5 SOT-363 3K/REEL
LF43881JC40 8 x 8-bit Digital Filter
LF43881 8 x 8-bit Digital Filter
LF48212QC20 12 x 12-bit Alpha Mixer
LF48212QC25 12 x 12-bit Alpha Mixer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LF3370QC12 制造商:LOGIC 制造商全稱:LOGIC 功能描述:High-Definition Video Format Converter
LF33AB 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Very low drop voltage regulators with inhibit
LF33ABDT 功能描述:低壓差穩(wěn)壓器 - LDO 3.3V 0.5A Positive RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
LF33ABDT-TR 功能描述:低壓差穩(wěn)壓器 - LDO 3.3V 0.5A Positive RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
LF33ABP 功能描述:低壓差穩(wěn)壓器 - LDO 3.3V 0.5A Positive RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*