- 您現(xiàn)在的位置：買賣IC網 > PDF目錄373180 > KS9245 (SAMSUNG SEMICONDUCTOR CO. LTD.) Automated CD-ROM Controller(光盤驅動器控制器器) PDF資料下載
參數資料
| 型號： | KS9245 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Automated CD-ROM Controller(光盤驅動器控制器器) |
| 中文描述： | 自動CD - ROM控制器（光盤驅動器控制器器） |
| 文件頁數： | 11/102頁 |
| 文件大?。?/td> | 419K |
| 代理商： | KS9245 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
SAMSUNG
Version: TM 2.4
KS9245 ATAPI Automated CD-ROM Controller
Preliminary Technical Manual
_____________________________________________________________
Do Not Copy or Release
1-11
is guaranteed to be smoothly concatenated without losing audio frames during CAV playback. In the
KS9245, up to 50X CAV operation in outer tracks is supported.
The buffered audio data is output to the external audio DAC at 44.1Khz (Word Clock) in either EIAJ or
I2S audio formats regardless of the disk speed. Also, the audio data underrun condition is masked by
muting both output channels to guard against undesired audio noise. As results, in CAV applications, the
audio playback can be achieved by CD-ROM controller in a low cost design.
In order to simplify firmware efforts and efficiently control the audio playback sequences, the Audio
Hardware Buffer Manager implemented will automatically keep track of the available audio block(s) in
buffer DRAM. When this buffer is full, firmware is able to stop the DSP buffering operation. If the buffer
is empty or underrun, the audio mute operation is automatically performed by hardware to avoid any
noise from being outputted.
The audio output pins can be selected and configured via the AWCK, ABCK, ADAT and EBUO pins. The
clock source is derived directly from the system clock thus eliminating the need for another crystal for
the audio clock.
Repeated Correction support
Repeated correction is supported by the KS9245 for intensively non real-time correction environments.
By setting the appropriate
Disk Transfer Block Address Registers
(38h, 39h) and writing a one in the
RepCorr
bit in the
ECC Control 2 Register
(3Ch, bit 2), the correction is started. An interrupt will be
generated with the
DecInt
bit set in the
Decoder Interrupt Status Register
(11h, bit 0) if the
DecIntE
bit in
Decoder Interrupt Mask Register
(13h, bit 0) is set.
Sync Mark Insertion support
The Sync Mark insertion is supported by the KS9245. When the decoder is in the ECC, Buffering Only
Mode, or Monitor Mode, the Sync Insertion logic is active. This allows the DSP Interface logic to recover
from lost synchronization errors. If the decoder is in the Monitor Mode, the Sync Insertion logic will
always re-synchronize with the most recent Sync Mark to insure that synchronization is never lost.
Q-Subcode deinterleave with CRC check support
The 12-byte de-interleaved Q subcode is supported by the KS9245. The de-interleaved Q subcode data
with four zeros data are written into buffer DRAM without firmware intervention. Also, the CRC check for
Q subcode is done by hardware and this CRC result is reported in the
Subcode Status Register
(41h, bit
7, 6) when a subcode interrupt occurs.
Real-time ECC and Sector Synchronized method support
ECC operation starts as soon as the previous block has finished buffering operation with EDC error. The
ECC operation is synchronized with the sector sync pattern. As a result, the data block address for ECC
operation is always one block behind the DSP buffering operation. Because of the sector synchronized
architecture of ECC corrections, blocks are processed in real-time. In other “buffered data correction” or
“delayed pipeline ECC correction” methods, the buffer DRAM will quickly fill when some erroneous
blocks occur. As a result, a consequent seek may be required. Therefore, the real-time ECC correction
of the KS9245 offers a superior correction scheme to other methods.
相關PDF資料 |
PDF描述 |
|---|---|
| KS9246 | ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM |
| KS9284 | Digital Signal Processor(數字信號處理器) |
| KSA1013 | PNP (COLOR TV AUDIO OUTPUT) |
| KSA1013 | Color TV Audio Output Color TV Vertical Deflection Output |
| KSA1015GR | LOW FREQUENCY AMPLIFIER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| KS9246 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM |
| KS926S2 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER |
| KS926S2_07 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER |
| KS9282B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CMOS INTEGRATED CIRCUIT |
| KS9286 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DIGITAL SIGNAL PROCESSOR for CDP |
發(fā)布緊急采購，3分鐘左右您將得到回復。