參數(shù)資料
型號(hào): KS9245
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: Automated CD-ROM Controller(光盤驅(qū)動(dòng)器控制器器)
中文描述: 自動(dòng)CD - ROM控制器(光盤驅(qū)動(dòng)器控制器器)
文件頁數(shù): 101/102頁
文件大小: 419K
代理商: KS9245
SAMSUNG
Version: TM 2.4
KS9245 ATAPI Automated CD-ROM Controller
Preliminary Technical Manual
_____________________________________________________________
Do Not Copy or Release
12-8
SPA
(bit 0) is used to start playing (outputting) the buffered audio blocks to the AWCK / ABCK /
ADAT / DAUO pins. When
SPA
is set to “1” and the
ABPS
is reset to “0”, buffered audio data will
be output to the AWCK / ABCK / ADAT pins.
Note: If the
DAUE
is also set to “1” in the
Audio
Clock Control Register
(Reg4Eh, bit5), the buffered audio data will also be output to the
DAUO
(Digital Audio Output pin 4) simultaneously
Audio Clock Control Register (ACCR at 4Eh):
This register is used to select the audio clock
source and audio bypass mode. Table 6 summarizes the audio clock selection for CAV mode
only.
Note: the audio clock source is derived directly from the KS9245 system clock and is not
internally configurable. Thus, the system clock should be driven from either a 33.8688MHz / 50.8
MHz source in order to match the Audio Clock requirements.
Audio Clock Select
Audio Word Clock Length
Bit [ 1, 0]
System Clock
Inputs
Digital
output
DAUO
valid
valid
16-BCK
valid
valid
24-BCK
valid
valid
Reserved
32-BCK
valid
valid
01
11
X0
33.8688 MHz
50.8032 MHz
Table 5: Audio Clock Selection
Additionally, bits 6 and 5 of this register control the enabling / disabling of Audio Bypass mode and
Digital Audio mode (described above) respectively. Table 6 shows the Audio Mode Configuration
Truth Table.
ABPS
1
SPA
X
DAUE
X
Audio Mode Selected
DSP Inputs Bypass to DAC
DAUO Outputs
None
DAC Outputs
DAC and DAU Outputs Simultaneously
Table 6: Audio Mode Selection Table
Channel Controls Allowed
Swap, Mute L/R
None
None
Swap, Mute L/R, Mono, Stereo
Swap, Mute L/R, Mono, Stereo
0
0
0
0
1
1
X
0
1
CAV Mode Configuration
The following sequence shows how to configure the KS9245 for CAV mode playback:
1.
Set the
APCE
(Audio Port Configuration Enable) bit to “1” in the
Global Control
Register
(Reg2F, Bit3) to configure the
AWCK, ABCK, and ADAT
pins as output for
CAV mode.
2.
Select the KS9245’ s DSP interface format in the
DSP Device Type Selection
Register
(Reg3Eh).
Note that this selection must match the requirements of the DSP
format for correction operation of audio playback.
3.
Select the audio output format (either EIAJ 16/18 bits or I2S 16/18 bits) in the
DAC
Output Format Selection Register
(Reg4C).
Note that this selection must match the
requirements of the Audio DAC to be interfaced with for correction operation of audio
playback.
4.
Configure the audio sample rate and channel mode for stereo, mono, or swapped in
the
DAC Control Register
(Reg4D).
相關(guān)PDF資料
PDF描述
KS9246 ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM
KS9284 Digital Signal Processor(數(shù)字信號(hào)處理器)
KSA1013 PNP (COLOR TV AUDIO OUTPUT)
KSA1013 Color TV Audio Output Color TV Vertical Deflection Output
KSA1015GR LOW FREQUENCY AMPLIFIER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KS9246 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM
KS926S2 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER
KS926S2_07 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER
KS9282B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CMOS INTEGRATED CIRCUIT
KS9286 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DIGITAL SIGNAL PROCESSOR for CDP