參數(shù)資料
型號(hào): IBM25PPC750L-FB0B333W
元件分類(lèi): 微控制器/微處理器
英文描述: 32-BIT, 333 MHz, RISC PROCESSOR, CBGA360
封裝: 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360
文件頁(yè)數(shù): 28/46頁(yè)
文件大?。?/td> 610K
代理商: IBM25PPC750L-FB0B333W
Page 30
Version 2.0
Datasheet
9/30/99
PowerPC 750 SCM RISC Microprocessor
PID8p-750
Preliminary Copy
System Design Information
This section provides electrical and thermal design recommendations for successful application of the PID8p-
750.
PLL Conguration
The PID8p-750 PLL is configured by the PLL_CFG[0-3-] signals. For a given SYSCLK (bus) frequency, the
PLL configuration signals set the internal CPU and VCO frequency of operation. The PLL configuration for
the PID8p-750 is shown in the following table for nominal frequencies.
PID8p-750 Microprocessor PLL Conguration
PLL_CFG
(0:3)
Processor to Bus
Frequency Ratio
(r)
VCO Divider
(d)
Frequency Range Supported by VCO having an example range of
VCOmin7 = 400 to VCOmax =1000 MHz6
SYSCLK
Core
bin
dec
Min = VCOmin/(r*d) Max = VCOmax/(r*d) Min = VCOmin/d
Max = VCOmax/d
0000
0
Rsv1
n/a
0001
1
7.5x
2
27
66
200
500
0010
2
7x
2
29
71
0011
3
PLL Bypass3
n/a
0100
4
Rsv1
n/a
0101
5
6.5x
2
31
77
200
500
0110
6
10x8
2
252
50
200
500
0111
7
4.5x
2
44
1005
200
500
1000
8
3x
2
66
1005
1001
9
5.5x
2
36
91
1010
10
4x
2
50
1005
1011
11
5x
2
40
100
1100
12
8x
2
252
63
1101
13
6x
2
33
83
1110
14
3.5x
2
57
1005
1111
15
Off4
n/a
Off
Note:
1. Reserved settings.
2. SYSCLK min is limited by the lowest frequency that manufacturing will support, see Section , “Clock AC Specifications,” for valid SYSCLK and VCO
frequencies.
3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode
operation. This mode is intended for factory use only. Note: The AC timing specifications given in the document do not apply in PLL-bypass mode.
4. In Clock - off mode, no clocking occurs inside the PID8p-750 regardless of the SYSCLK input.
5. The SYSCLK limit is 100MHz as specified in Section “Clock AC Specifications,” on page 10.
6. VCOMAX is specified in this table by the maximum core processor speed. See “Clock AC Specifications” on page 10. This is not the VCO limit of the
technology.
7. VCOMIN is specified in this table by the minimum core processor speed. See “Clock AC Specifications” on page 10.
8. Available on rev level DD3.x or higher
相關(guān)PDF資料
PDF描述
IBM25PPC750L-DB0A350W 32-BIT, 350 MHz, RISC PROCESSOR, CBGA360
IBM25PPC970FX6UB267ET 64-BIT, 1800 MHz, RISC PROCESSOR, CBGA576
IBM25PPC970MP7TR21AFT 64-BIT, 1600 MHz, RISC PROCESSOR, CBGA575
IBM26BL486DX2-V66QP 32-BIT, 66 MHz, MICROPROCESSOR, PQFP208
IBM26BL486DX2-V80QP 32-BIT, 80 MHz, MICROPROCESSOR, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25PPC750L-FB0B350W 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:32-Bit Microprocessor
IBM25PPC750L-FB0B366W 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:32-Bit Microprocessor
IBM25PPC750L-FB0B375W 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:32-Bit Microprocessor
IBM25PPC750L-FB0B400W 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:32-Bit Microprocessor
IBM25PPC750L-FB0C300W 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:32-Bit Microprocessor