![](http://datasheet.mmic.net.cn/100000/IBM25PPC750GLECR5HA3T_datasheet_3492270/IBM25PPC750GLECR5HA3T_60.png)
Datasheet
DD1.X
IBM PowerPC 750GL RISC Microprocessor
Preliminary
System Design Information
750GL_ds_body.fm.1.2
March 13, 2006
DB
W
O
Low
Input
Mode
Select
/C
ont
rol
K
eeper
4,
DH
[0
:31]
High
Input
/O
u
tput
Da
ta
Bus
K
eeper
3,
DL[
0
:31]
High
Input
/O
u
tput
Da
ta
Bus
K
eeper
3,
DP[
0
:7
]
High
Input
/O
u
tput
—
DRTRY
Low
Input
—
K
eeper
4,
GB
L
Low
Input
/O
u
tput
T
rans
fe
rAt
tr
ib
u
tes
K
eeper
3,
G
N
D
—
P
owe
rS
upply
HRE
S
E
T
Low
Input
In
te
rrupt
/R
es
et
s
K
eeper
Ac
ti
ve
driver
2,
3,
4,
INT
Low
Input
In
te
rrupt
/R
es
et
s
K
eeper
Ac
ti
ve
driver
or
pull
u
p
,4,
L
1_T
S
T
C
L
K
High
Input
Mode
Select
/C
ont
rol
N
ot
en
abl
ed
5
K
Pullup/
pull
dow
n,
as
required
L
2_T
S
T
C
L
K
High
Input
LS
SD
Not
en
abl
ed
5
K
Pullup
required
t
o
O
V
DD
6
LS
SD_M
O
D
E
Low
Input
LS
SD
Not
en
abl
ed
5
K
Pullup
required
t
o
O
V
DD
MCP
Low
Input
In
te
rrupt
/R
es
et
s
K
eeper
Ac
ti
ve
driver
or
pull
u
p
,4,
OV
DD
—
Powe
rS
upply
PLL_C
F
G
[0
:4
]
High
Input
C
loc
k
Cont
ro
l
K
eeper
A
s
required
P
ullup/
pull
dow
n,
as
required
,4,
P
LL_RNG
[0
:1
]
High
Input
—
K
eeper
A
s
required
P
ullup/
pull
dow
n,
as
required
,4,
QACK
Low
Input
Mode
Select
/C
ont
rol
K
eeper
Mus
tbe
a
c
ti
ve
ly
drive
n
4,
5,
QRE
Q
Low
O
u
tput
S
tat
us/
C
ont
ro
l
K
eeper
Chip
a
c
ti
vely
drive
s
5
RS
RV
Low
O
u
tput
—
K
eeper
No
connect
,4,
T
a
b
le
5
-6
.
In
put/
O
u
tpu
tUs
age
(
C
onti
nue
d)
750G
L
Signal
Nam
e
Act
ive
Level
Input
/
Ou
tp
u
t
Us
age
G
roup
Input
/O
u
tput
wit
h
In
te
rnal
P
u
llup
Resist
ors
Le
vel
P
rot
ec
t
Required
Ext
e
rnal
R
e
si
st
or
Comm
ent
s
N
ot
es
No
te
s:
1.
D
epends
on
the
s
yst
em
design.
T
he
el
e
c
tr
ic
al
char
act
e
rist
ic
s
of
t
he
750G
L
do
not
add
addi
ti
onal
c
onst
raint
s
to
t
he
s
yst
em
des
ign
,so
what
ever
is
d
one
wit
h
t
he
net
w
ill
de
pend
on
t
he
sy
st
e
m
requiremen
ts.
2.
H
R
ES
ET
,S
R
ES
ET
,and
T
R
S
T
are
signals
used
f
o
r
RI
SCW
a
tc
h
to
enab
le
proper
operat
ion
of
the
debuggers.
Lo
gi
c
a
lAN
D
gat
es
should
be
placed
bet
ween
these
s
ignals
an
d
t
he
I
B
M
P
o
werP
C
750G
L
RI
S
C
M
icropr
ocess
o
r(
s
ee
F
igure
5
-6
on
p
age
63).
3.
T
he
750G
L
pr
ovides
pr
ot
ect
ion
f
rom
m
e
ta
-st
abil
it
y
on
input
s
t
h
rough
t
he
use
of
a
“k
eeper”
c
ir
c
uit
on
s
pecif
ic
input
s
(see
Se
c
ti
o
n
5
.8
on
p
age
71
f
o
ra
mor
e
det
ailed
des
crip-
ti
on).
4.
If
a
sys
te
m
design
requires
a
signal
level
t
o
be
maint
a
ined
while
not
being
act
ively
driv
en,
an
ex
te
rnal
resist
or
device
m
ust
be
us
ed
(kee
pers
as
sure
no
met
a
-st
abili
ty
of
input
s
but
do
not
guarant
ee
a
level).
5.
T
he
750G
L
does
not
r
equire
ex
te
rn
al
pullup
s
on
addr
ess
and
dat
a
lines
.
Cont
ro
l
lines
m
u
st
be
t
reat
ed
individually
.
6.
M
ode
Select
/C
on
tr
ol
pi
ns
r
equi
re
t
he
pr
oper
s
tat
e
a
tHRES
E
T
to
c
onf
igure
the
oper
at
ing
mode
of
t
he
proc
essor
(se
e
T
able
5-10,
Sum
m
ary
of
M
ode
S
e
lect
,on
p
age
72).