- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370783 > HYB25D128400AT (INFINEON TECHNOLOGIES AG) 128 Mbit Double Data Rate SDRAM PDF資料下載
參數(shù)資料
| 型號： | HYB25D128400AT |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 128 Mbit Double Data Rate SDRAM |
| 中文描述： | 128兆雙倍數(shù)據(jù)速率SDRAM |
| 文件頁數(shù)： | 47/79頁 |
| 文件大?。?/td> | 2596K |
| 代理商： | HYB25D128400AT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
HYB25D128[400/800/160]A-[6/7/8]
128Mbit Double Data Rate SDRAM
Functional Description
Data Sheet
47
Rev. 1.06, 2004-01
09192003-LFQ1-R60G
.
Table 8
Current State CS
Any
Truth Table 3: Current State Bank
n
- Command to Bank
n
(same bank)
RAS CAS WE
Command
H
X
X
X
Deselect
L
H
H
H
No Operation
L
L
H
H
Active
L
L
L
H
AUTO REFRESH
L
L
L
L
MODE
REGISTER SET
L
H
L
H
Read
L
H
L
L
Write
L
L
H
L
Precharge
L
H
L
H
Read
Action
NOP. Continue previous operation
NOP. Continue previous operation
Select and activate row
Notes
1) to 6)
1) This table applies when CKE n-1 was HIGH and CKE n is HIGH (see Truth Table 2: Clock Enable (CKE) and after
t
XSNR
/
t
XSRD
has been met (if the previous state was self refresh).
2) This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are
those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
3) Current state definitions: Idle:The bank has been precharged, and
t
RP
has been met. Row Active: A row in the bank has
been activated, and
t
RCD
has been met. No data bursts/accesses and no register accesses are in progress. Read: A
Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A
Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
4) The following states must not be interrupted by a command issued to the same bank. Precharging: Starts with registration
of a Precharge command and ends when
t
RP
is met. Once
t
RP
is met, the bank is in the idle state. Row Activating: Starts
with registration of an Active command and ends when
t
RCD
is met. Once
t
RCD
is met, the bank is in the “row active” state.
Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when
t
RP
has been met. Once
t
RP
is met, the bank is in the idle state. Write w/Auto Precharge Enabled: Starts with registration
of a Write command with Auto Precharge enabled and ends when
t
RP
has been met. Once
t
RP
is met, the bank is in the
idle state. Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge
occurring during these states. Allowable commands to the other bank are determined by its current state& according to
Truth Table 4.
5) The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied
on each positive clock edge during these states. Refreshing: Starts with registration of an Auto Refresh command and
ends when
t
RFC
is met. Once
t
RFC
is met, the DDR SDRAM is in the “all banks idle” state. Accessing Mode Register: Starts
with registration of a Mode Register Set command and ends when tMRD has been met. Once
t
MRD
is met, the DDR
SDRAM is in the “all banks idle” state. Precharging All: Starts with registration of a Precharge All command and ends
when
t
RP
is met. Once
t
RP
is met, all banks is in the idle state.
6) All states and sequences not shown are illegal or reserved.
7) Not bank-specific; requires that all banks are idle.
8) May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.
9) Not bank-specific; BURST TERMINATE affects the most recent Read burst, regardless of bank.
10) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads
or Writes with Auto Precharge disabled.
1) to 6)
2)
Idle
1) to 6)
3)
1) to 7)
4)
1) to 7)
5)
Row Active
Select column and start Read burst
Select column and start Write burst
Deactivate row in bank(s)
Select column and start new Read
burst
Truncate Read burst, start
Precharge
BURST TERMINATE
1) to 6), 10)
1) to 6), 10)
7)
1) to 6), 8)
Read
(Auto
Precharge
Disabled)
1) to 6), 10)
9)
L
L
H
L
Precharge
1) to 6), 8)
10)
L
H
H
L
BURST
TERMINATE
Read
Write
Precharge
1) to 6), 9)
11)
Write
(Auto
Precharge
Disabled)
L
L
L
H
H
L
L
L
H
H
L
L
Select column and start Read burst
Select column and start Write burst
Truncate Write burst, start
Precharge
1) to 6), 10), 11)
1) to 6), 10)
1) to 6), 8), 11)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25D128400AT-6 | 128 Mbit Double Data Rate SDRAM |
| HYB25D128400ATL-8 | 128 Mbit Double Data Rate SDRAM |
| HYB25D128800AT-6 | 128 Mbit Double Data Rate SDRAM |
| HYB25D128800ATL-8 | 128 Mbit Double Data Rate SDRAM |
| HYB25D128400CC-6 | 128 Mbit Double Data Rate SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D128400AT-6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM |
| HYB25D128400AT-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?128Mb (32Mx4) DDR266A (2-3-3)? |
| HYB25D128400AT-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?128Mb (32Mx4) DDR200 (2-2-2)? |
| HYB25D128400ATL-6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM |
| HYB25D128400ATL-7 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。