參數資料
型號： GCIXP1250-166
英文描述： Microprocessor
中文描述： 微處理器
文件頁數： 62/148頁
文件大?。?/td> 1601K
代理商： GCIXP1250-166
Intel
IXP1250 Network Processor
62
Datasheet
Table 28. 32-bit Unidirectional IX Bus, 3+ MAC Mode
Transmit Path Signals
Description
GPIO[3:1]
Active high outputs, Transmit Port Selects [2:0].
PORTCTL_L[3:2]
Active Low, outputs.
Used with GPIO[0] for transmit device select via external 2-to-4 decoder.
GPIO[0]
Active High, output, transmit enable.
Used with PORTCTL_L[3:2] for transmit device select via external 2-to-4
decoder.
TXAXIS
Active High, output. TXAXIS states are output according to values programmed
in the TFIFO Control field. TXASIS state is output coincident with SOP32 signal,
TXERR state is output coincident with EOP32EOP32 signal.
FBE_L[7:4]
Active Low, output, byte enables for FDAT [63:31].
FDAT[63:31]
Active High, output, 32-bit transmit data.
Receive Path Signals
FPS[2:0]
Active High, output. Receive Port Selects [2:0].
PORTCTL_L[1:0]
Active Low, output. Used with RDYCTL_L[4] for receive device select via
external 2-to-4 decoder.
RDYCTL_L[4]
Active Low, output, receive enable. Used to enable an external 2-to-4 decoder.
Used with PORTCTL_L[1:0].
SOP
Active High, input/output, input receive Start of Packet from the MAC. Driven as
output when bus remains in No-Select state.
EOP
Active High, input/output, input receive End of Packet from the MAC. Driven as
output when bus remains in No-Select state.
RXFAIL
Active Low, input/output, input Receive Error indication from the MAC. Driven as
FBE_L[3:0]
Active High, input/output, input byte enables for FDAT [31:0] from the MAC.
Driven as output when bus remains in No-Select state.
FDAT[31:0]
Active High, input/output, input 32-bit receive data from the MAC. Driven as
output when bus remains in No-Select state.
Control Signals Common to both Transmit/Receive Paths
RDYCTL_L[3:0]
Output, 4 bits encoded for Transmit/Receive Ready flags, flow-control, and
inter-chip communication. Decode with external 4-to-16 decoder.
RDYBUS[7:0]
Active High, input/output, Transmit or Receive Ready flags, and flow control
mask data.
TK_IN
Input, not used, must be pulled High in this mode.
TK_OUT
Output, not used, no connect.
FAST_RX1
Active High, ready input from Fast Port 0, pulldown 10 KOhms if not used.
FAST_RX2
Active High, ready input from Fast Port 1, pulldown 10 KOhms if not used.
相關PDF資料
PDF描述
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
GCK101 Analog IC
GCK131 Microcontroller
GCM-3.15A Fuse
相關代理商/技術參數
參數描述
GCIXP1250BA 功能描述:IC MPU NETWORK 166MHZ 520-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設備封裝:516-PBGAPGE（27x27） 包裝:托盤
GCIXP1250BB 功能描述:IC MPU NETWORK 200MHZ 520-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設備封裝:516-PBGAPGE（27x27） 包裝:托盤
GCIXP1250BC 功能描述:IC MPU NETWORK 232MHZ 520-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設備封裝:516-PBGAPGE（27x27） 包裝:托盤
GCJ0335C5C0JR50D 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:Chip Monolithic Ceramic Capacitors
GCJ0335C5C1AR50D 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:Chip Monolithic Ceramic Capacitors
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*