EM6517
FOR ENGINEERING ONLY
EM Microelectronic-Marin SA, 09/99, Rev. A/277
8
5
Figure 8. illustrates the reset structure of the EM6517-1. There are six possible reset sources :
(1) Internal initial reset from the Power On Reset (POR) circuitry.
(2) External reset from the Reset terminal.
(3) External reset by simultaneous high/low inputs to port A.
(Combinations are defined in the registers
OptInpRSel1
and
OptInpRSel2)
(4) Internal reset from the Digital Watchdog.
(5) Internal reset from the Oscillation Detection Circuit.
(6) Internal reset when sleep mode is activated.
Reset
--> POR
--> System Reset, Reset CPU
--> System Reset, Reset CPU
--> System Reset, Reset CPU
--> System Reset, Reset CPU
--> System Reset, Reset CPU
All reset sources activate the System Reset and the Reset CPU
. The ‘System Reset Delay’ ensures that the
system reset remains active long enough for all system functions to be reset (active for n system clock cycles).
The ‘CPU Reset Delay’ ensures that the reset CPU remains active until the oscillator is in stable oscillation.
As well as activating the system reset and the reset CPU, the POR also resets all option registers and the sleep
enable (
SleepEn)
latch. System reset and reset CPU do not reset the option registers nor the
SleepEn
latch.
Reset state can be shown on Strobe terminal by selecting
StrobeOutSel1,0 = 0
in
OPTCandStr
register.
5.1 Oscillation Detection Circuit
At power on, the voltage regulator starts to follow the supply voltage and triggers the power on reset circuitry,
and thus the system reset. The CPU of the EM6517-1 remains in the reset state for the ‘CPU Reset Delay’, to
allow the oscillator to stabilize after power up.
Figure 8. Reset Structure
S ystem R eset
D elay
C PU R eset
D elay
E nable
A ctivate
D igital
W atchdog
O scillation
D etection
R eset from P ort A
Input C om bination
R eset P AD
Sleep
O ptInpR Sleep
R eset
C P U
Inhibit
O scillation
D etection
Inhibit
D igital
W atchdog
PO R
PO R to O ption
R egisters & SleepEn
Latch
D EBO U N C E
Sleep
Latch
S leepE n
Latch
PO R
Internal D ata Bus
W rite R eset
R ead Status
W rite Active
R ead Status
C k[10]
C k[1]
C k[8]
C k[1]
C k[15]
PO R
Analogue
Filter