EM6517
FOR ENGINEERING ONLY
EM Microelectronic-Marin SA, 09/99, Rev. A/277
40
Any interrupt request sent by a periphery cell while the corresponding mask is not set will not be stored in the
interrupt request register. All interrupt requests are stored in their
IRQxx
registers depending only on their mask
setting and not on the general interrupt enable status.
Whenever the EM6517-1 goes into HALT Mode the
IntEn
bit is automatically set to 1, thus allowing to resume
from halt mode with an interrupt. This behavior is blocked if SWBAuto is set high. In this case the peripheral
interrupts are disabled until the SWBAuto bit is reset low. Please refer also to the SWB chapter 9.
13.1
Interrupt control registers
Table 13.1.1 register RegIRQ1
Bit
3
2
1
0
W*; Writing of 1 clears the corresponding bit.
Name
IRQPA[3]
IRQPA[2]
IRQPA[1]
IRQPA[0]
Reset
0
0
0
0
R/W
R/W*
R/W*
R/W*
R/W*
Description
Port A PA[3] interrupt request
Port A PA[2] interrupt request
Port A PA[1] interrupt request
Port A PA[0] interrupt request
Table 13.1.2 register RegIRQ2
Bit
3
2
1
0
W*; Writing of 1 clears the corresponding bit.
Name
IRQHz1
IRQHz32/8
IRQEEP
IRQADC
Reset
0
0
0
0
R/W
R/W*
R/W*
R/W*
R/W*
Description
Prescaler interrupt request
Prescaler interrupt request
EEPROM interrupt request
ADC interrupt request
Table 13.1.3 register RegIRQ3
Bit
3
2
1
0
W*; Writing of 1 clears the corresponding bit.
Name
--
IRQVLD
IRQCount0
IRQCntComp
Reset
R/W
Description
0
0
0
R/W*
R/W*
R/W*
VLD interrupt request
Counter interrupt request
Counter interrupt request
Table 13.1.4 register RegIRQMask1
Bit
3
2
1
0
Interrupt is not stored if the mask bit is 0.
Name
Reset
0
0
0
0
R/W
R/W
R/W
R/W
R/W
Description
MaskIRQPA[3]
MaskIRQPA[2]
MaskIRQPA[1]
MaskIRQPA[0]
Port A PA[3] interrupt mask
Port A PA[2] interrupt mask
Port A PA[1] interrupt mask
Port A PA[0] interrupt mask
Table 13.1.5 register RegIRQMask2
Bit
3
2
1
0
Interrupt is not stored if the mask bit is 0.
Name
Reset
0
0
0
0
R/W
R/W
R/W
R/W
R/W
Description
MaskIRQHz1
MaskIRQHz32/8
MaskIRQEEP
MaskIRQADC
Prescaler interrupt mask
Prescaler interrupt mask
EEPROM interrupt mask
ADC interrupt mask
Table 13.1.6 register RegIRQMask3
Bit
3
2
1
0
MaskIRQCntComp
Interrupt is not stored if the mask bit is 0
Name
--
Reset
R/W
Description
MaskIRQVLD
MaskIRQCount0
0
0
0
R/W
R/W
R/W
VLD interrupt mask
Counter interrupt mask
Counter interrupt mask
14 RAM
The EM6517-1 has two 64x4 bit RAM’s built-in.