參數(shù)資料
型號: DSPB56007FJ50
英文描述: DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
中文描述: 數(shù)字信號處理器| 24位|的CMOS | QFP封裝| 80腳|塑料
文件頁數(shù): 17/83頁
文件大?。?/td> 382K
代理商: DSPB56007FJ50
Signal/Connection Descriptions
Serial Host Interface (SHI)
MOTOROLA
DSP56007/D
1-11
MISO
SDA
Input or
Output
Input or
Output
Tri-stated
SPI Master-In-Slave-Out (MISO)
—When the SPI is
configured as a master, MISO is the master data input
line. The MISO signal is used in conjunction with the
MOSI signal for transmitting and receiving serial data.
This signal is a Schmitt-trigger input when configured
for the SPI Master mode, an output when configured for
the SPI Slave mode, and tri-stated if configured for the
SPI Slave mode when SS is deasserted.
I
2
C Serial Data and Acknowledge (SDA)
—In I
2
C mode,
SDA is a Schmitt-trigger input when receiving and an
open-drain output when transmitting. SDA should be
connected to V
CC
through a pull-up resistor. SDA carries
the data for I
2
C transactions. The data in SDA must be
stable during the high period of SCL. The data in SDA is
only allowed to change when SCL is low. When the bus
is free, SDA is high. The SDA line is only allowed to
change during the time SCL is high in the case of Start
and Stop events. A high-to-low transition of the SDA line
while SCL is high is an unique situation, and is defined
as the Start event. A low-to-high transition of SDA while
SCL is high is an unique situation, and is defined as the
Stop event.
Note:
This line is tri-stated during hardware reset, software
reset, or individual reset (no need for external pull-up
in this state).
MOSI
HA0
Input or
Output
Input
Tri-stated
SPI Master-Out-Slave-In (MOSI)
—When the SPI is
configured as a master, MOSI is the master data output
line. The MOSI signal is used in conjunction with the
MISO signal for transmitting and receiving serial data.
MOSI is the slave data input line when the SPI is
configured as a slave. This signal is a Schmitt-trigger
input when configured for the SPI Slave mode.
I
2
C Slave Address 0 (HA0)—
This signal uses a Schmitt-
trigger input when configured for the I
2
C mode. When
configured for I
2
C Slave mode, the HA0 signal is used to
form the slave device address. HA0 is ignored when the
SHI is configured for the I
2
C Master mode.
Note:
This signal is tri-stated during hardware reset,
software reset, or individual reset (no need for
external pull-up in this state).
Table 1-8
Serial Host Interface (SHI) signals (Continued)
Signal Name
Signal
Type
State
during
Reset
Signal Description
相關(guān)PDF資料
PDF描述
DSPB56007FJ66 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPB56007FJ88 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPE56007FJ50 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPE56007FJ66 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPE56007FJ88 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPB56007FJ66 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPB56007FJ88 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPB56011 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-BIT DVD DIGITAL SIGNAL PROCESSOR
DSPB56362AG120 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC LEAD FREE DSP56362 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
DSPB56362AG120 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor