參數(shù)資料
型號(hào)： DSPB56007FJ50
英文描述： DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
中文描述： 數(shù)字信號(hào)處理器| 24位|的CMOS | QFP封裝| 80腳|塑料
文件頁(yè)數(shù)： 10/83頁(yè)
文件大小： 382K
代理商： DSPB56007FJ50
1-4
DSP56007/D
MOTOROLA
Signal/Connection Descriptions
Clock and PLL signals
CLOCK AND PLL SIGNALS
Note:
While the PLL on this DSP is identical to the PLL described in the
DSP56000
Family Manual
, two of the signals have not been implemented externally.
Specifically, there is no PLOCK signal or CKOUT signal available. Therefore,
the internal clock is not directly accessible and there is no external indication
that the PLL is locked. These signals were omitted to reduce the number of
pins and allow this DSP to be put in a smaller, less expensive package.
Table 1-4
Clock and PLL Signals
Signal
Name
Signal
Type
State
during
Reset
Signal Description
EXTAL
Input
Input
External Clock/Crystal
—This input should be connected to an
external clock source. If the PLL is enabled, this signal is
internally connected to the on-chip PLL. The PLL can multiply
the frequency on the EXTAL pin to generate the internal DSP
clock. The PLL output is divided by two to produce a four-phase
instruction cycle clock, with the minimum instruction time being
two PLL output clock periods. If the PLL is disabled, EXTAL is
divided by two to produce the four-phase instruction cycle clock.
PCAP
Input
Input
PLL Filter Capacitor
—This input is used to connect a high-
quality (high “Q” factor) external capacitor needed for the PLL
filter. The capacitor should be as close as possible to the DSP with
heavy, short traces connecting one terminal of the capacitor to
PCAP and the other terminal to V
CCP
. The required capacitor
value is specified in
Table 2-6
on page 2-6.
Note:
When short lock time is critical, low dielectric absorption
capacitors such as polystyrene, polypropylene, or teflon are
recommended.
If the PLL is not used (i.e., it remains disabled at all times), there is
no need to connect a capacitor to the PCAP pin. It may remain
unconnected, or be tied to either V
cc
or GND.
PLL Initialization (PINIT)
—During the assertion of hardware
reset, the value on the PINIT line is written into the PEN bit of the
PCTL register. When set, the PEN bit enables the PLL by causing
it to derive the internal clocks from the PLL voltage controlled
oscillator output. When the bit is cleared, the PLL is disabled and
the DSP’s internal clocks are derived from the clock connected to
the EXTAL signal. After hardware RESET is deasserted, the
PINIT signal is ignored.
PINIT
Input
Input
相關(guān)PDF資料
PDF描述
DSPB56007FJ66 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPB56007FJ88 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPE56007FJ50 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPE56007FJ66 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPE56007FJ88 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPB56007FJ66 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPB56007FJ88 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPB56011 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-BIT DVD DIGITAL SIGNAL PROCESSOR
DSPB56362AG120 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC LEAD FREE DSP56362 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB56362AG120 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*