參數(shù)資料
型號: DSF10K
廠商: Altera Corporation
英文描述: EMBEDDED PROGRAMMABLE LOGIC FAMILY
中文描述: 嵌入式可編程邏輯系列
文件頁數(shù): 36/138頁
文件大?。?/td> 2116K
代理商: DSF10K
36
Altera Corporation
FLEX 10K Embedded Programmable Logic Family Data Sheet
ClockLock &
ClockBoost
Features
To support high-speed designs, selected FLEX 10K devices offer optional
ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL)
that is used to increase design speed and reduce resource usage. The
ClockLock circuitry uses a synchronizing PLL that reduces the clock delay
and skew within a device. This reduction minimizes clock-to-output and
setup times while maintaining zero hold times. The ClockBoost circuitry,
which provides a clock multiplier, allows the designer to enhance device
area efficiency by sharing resources within the device. The ClockBoost
feature allows the designer to distribute a low-speed clock and multiply
that clock on-device. Combined, the ClockLock and ClockBoost features
provide significant improvements in system performance and
bandwidth.
The ClockLock and ClockBoost features in FLEX 10K devices are enabled
through the MAX+PLUS II software. External devices are not required to
use these features. The output of the ClockLock and ClockBoost circuits is
not available at any of the device pins.
The ClockLock and ClockBoost circuitry locks onto the rising edge of the
incoming clock. The circuit output can only drive the clock inputs of
registers; the generated clock cannot be gated or inverted.
The dedicated clock pin (
GCLK1
) supplies the clock to the ClockLock and
ClockBoost circuitry. When the dedicated clock pin is driving the
ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the
device.
In designs that require both a multiplied and non-multiplied clock, the
clock trace on the board can be connected to
GCLK1
. With the
MAX+PLUS II software,
GCLK1
can feed both the ClockLock and
ClockBoost circuitry in the FLEX 10K device. However, when both circuits
are used, the other clock pin (
GCLK0
) cannot be used. Figure 17 shows a
block diagram of how to enable both the ClockLock and ClockBoost
circuits in the MAX+PLUS II software. The example shown is a schematic,
but a similar approach applies for designs created in AHDL, VHDL, and
Verilog HDL. When the ClockLock and ClockBoost circuits are used
simultaneously, the input frequency parameter must be the same for both
circuits. In
Figure 17
, the input frequency must meet the requirements
specified when the ClockBoost multiplication factor is two.
相關(guān)PDF資料
PDF描述
DSF11060SG55 16 Characters x 4 Lines, 5x7 Dot Matrix Character and Cursor
DSF11060SG56 16 Characters x 4 Lines, 5x7 Dot Matrix Character and Cursor
DSF11060SG Fast Recovery Diode
DSF11060SG58 Fast Recovery Diode
DSF11060SG60 Fast Recovery Diode
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSF10T 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:1.0A Power Rectifier
DSF10T_08 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:1.0A Power Rectifier
DSF10TB 功能描述:DIODE RECT 1A 100V DO-41S RoHS:是 類別:分離式半導(dǎo)體產(chǎn)品 >> 單二極管/整流器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 二極管類型:標(biāo)準(zhǔn) 電壓 - (Vr)(最大):50V 電流 - 平均整流 (Io):6A 電壓 - 在 If 時為正向 (Vf)(最大):1.4V @ 6A 速度:快速恢復(fù) = 200mA(Io) 反向恢復(fù)時間(trr):300ns 電流 - 在 Vr 時反向漏電:15µA @ 50V 電容@ Vr, F:- 安裝類型:底座,接線柱安裝 封裝/外殼:DO-203AA,DO-4,接線柱 供應(yīng)商設(shè)備封裝:DO-203AA 包裝:散裝 其它名稱:*1N3879
DSF10TB-AT1 功能描述:DIODE RECT 1A 100V DO-41S RoHS:是 類別:分離式半導(dǎo)體產(chǎn)品 >> 單二極管/整流器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 二極管類型:標(biāo)準(zhǔn) 電壓 - (Vr)(最大):50V 電流 - 平均整流 (Io):6A 電壓 - 在 If 時為正向 (Vf)(最大):1.4V @ 6A 速度:快速恢復(fù) = 200mA(Io) 反向恢復(fù)時間(trr):300ns 電流 - 在 Vr 時反向漏電:15µA @ 50V 電容@ Vr, F:- 安裝類型:底座,接線柱安裝 封裝/外殼:DO-203AA,DO-4,接線柱 供應(yīng)商設(shè)備封裝:DO-203AA 包裝:散裝 其它名稱:*1N3879
DSF10TB-BT 功能描述:整流器 RECITIFIER DIODE 1A 100V RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel