參數(shù)資料
型號(hào): DSF10K
廠商: Altera Corporation
英文描述: EMBEDDED PROGRAMMABLE LOGIC FAMILY
中文描述: 嵌入式可編程邏輯系列
文件頁數(shù): 21/138頁
文件大小: 2116K
代理商: DSF10K
Altera Corporation
21
FLEX 10K Embedded Programmable Logic Family Data Sheet
Clearable Counter Mode
The clearable counter mode is similar to the up/down counter mode, but
supports a synchronous clear instead of the up/down control. The clear
function is substituted for the cascade-in signal in the up/down counter
mode. Two 3-input LUTs are used: one generates the counter data, and
the other generates the fast carry bit. Synchronous loading is provided by
a 2-to-1 multiplexer. The output of this multiplexer is
AND
ed with a
synchronous clear signal.
Internal Tri-State Emulation
Internal tri-state emulation provides internal tri-stating without the
limitations of a physical tri-state bus. In a physical tri-state bus, the
tri-state buffers’ output enable (
OE
) signals select which signal drives the
bus. However, if multiple
OE
signals are active, contending signals can be
driven onto the bus. Conversely, if no
OE
signals are active, the bus will
float. Internal tri-state emulation resolves contending tri-state buffers to a
low value and floating buses to a high value, thereby eliminating these
problems. The MAX+PLUS II software automatically implements tri-state
bus functionality with a multiplexer.
Clear & Preset Logic Control
Logic for the programmable register’s clear and preset functions is
controlled by the
DATA3
,
LABCTRL1
, and
LABCTRL2
inputs to the LE. The
clear and preset control structure of the LE asynchronously loads signals
into a register. Either
LABCTRL1
or
LABCTRL2
can control the
asynchronous clear. Alternatively, the register can be set up so that
LABCTRL1
implements an asynchronous load. The data to be loaded is
driven to
DATA3
; when
LABCTRL1
is asserted,
DATA3
is loaded into the
register.
During compilation, the Quartus and MAX+PLUS II Compilers
automatically select the best control signal implementation. Because the
clear and preset functions are active-low, the Compiler automatically
assigns a logic high to an unused clear or preset.
The clear and preset logic is implemented in one of the following six
modes chosen during design entry:
I
I
I
I
I
I
Asynchronous clear
Asynchronous preset
Asynchronous clear and preset
Asynchronous load with clear
Asynchronous load with preset
Asynchronous load without clear or preset
相關(guān)PDF資料
PDF描述
DSF11060SG55 16 Characters x 4 Lines, 5x7 Dot Matrix Character and Cursor
DSF11060SG56 16 Characters x 4 Lines, 5x7 Dot Matrix Character and Cursor
DSF11060SG Fast Recovery Diode
DSF11060SG58 Fast Recovery Diode
DSF11060SG60 Fast Recovery Diode
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSF10T 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:1.0A Power Rectifier
DSF10T_08 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:1.0A Power Rectifier
DSF10TB 功能描述:DIODE RECT 1A 100V DO-41S RoHS:是 類別:分離式半導(dǎo)體產(chǎn)品 >> 單二極管/整流器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 二極管類型:標(biāo)準(zhǔn) 電壓 - (Vr)(最大):50V 電流 - 平均整流 (Io):6A 電壓 - 在 If 時(shí)為正向 (Vf)(最大):1.4V @ 6A 速度:快速恢復(fù) = 200mA(Io) 反向恢復(fù)時(shí)間(trr):300ns 電流 - 在 Vr 時(shí)反向漏電:15µA @ 50V 電容@ Vr, F:- 安裝類型:底座,接線柱安裝 封裝/外殼:DO-203AA,DO-4,接線柱 供應(yīng)商設(shè)備封裝:DO-203AA 包裝:散裝 其它名稱:*1N3879
DSF10TB-AT1 功能描述:DIODE RECT 1A 100V DO-41S RoHS:是 類別:分離式半導(dǎo)體產(chǎn)品 >> 單二極管/整流器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 二極管類型:標(biāo)準(zhǔn) 電壓 - (Vr)(最大):50V 電流 - 平均整流 (Io):6A 電壓 - 在 If 時(shí)為正向 (Vf)(最大):1.4V @ 6A 速度:快速恢復(fù) = 200mA(Io) 反向恢復(fù)時(shí)間(trr):300ns 電流 - 在 Vr 時(shí)反向漏電:15µA @ 50V 電容@ Vr, F:- 安裝類型:底座,接線柱安裝 封裝/外殼:DO-203AA,DO-4,接線柱 供應(yīng)商設(shè)備封裝:DO-203AA 包裝:散裝 其它名稱:*1N3879
DSF10TB-BT 功能描述:整流器 RECITIFIER DIODE 1A 100V RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel