- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97870 > DS80CH11 (DALLAS SEMICONDUCTOR) 8-BIT, MICROCONTROLLER, PQFP128 PDF資料下載
參數(shù)資料
| 型號(hào)： | DS80CH11 |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Microcontroller |
| 英文描述： | 8-BIT, MICROCONTROLLER, PQFP128 |
| 封裝： | TQFP-128 |
| 文件頁(yè)數(shù)： | 76/88頁(yè) |
| 文件大小： | 598K |
| 代理商： | DS80CH11 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)當(dāng)前第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
DS80CH11
011200 78/88
13.3.3 EXTERNAL CLOCK CHARACTERISTICS
(0
°C to 70°C; VCC=5.0 ± 10%)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Clock High Time
tCHCX
20
ns
Clock Low Time
tCLCX
20
ns
Clock Rise Time
tCLCH
10
ns
Clock Fall Time
tCHCL
10
ns
13.3.4 SERIAL PORT MODE 0 TIMING
CHARACTERISTICS
(0
°C to 70°C; VCC=5.0 ± 10%)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Serial Port Clock Cycle Time
SM2=0, 12 clocks per cycle
SM2=1, 4 clocks per cycle
tXLXL
12tCLCL
4tCLCL
ns
Output Data Setup to Clock Rising
SM2=0, 12 clocks per cycle
SM2=1, 4 clocks per cycle
tQVXH
10tCLCL
3tCLCL
ns
Output Data Hold from Clock Rising
SM2=0, 12 clocks per cycle
SM2=1, 4 clocks per cycle
tXHQX
2tCLCL
tCLCL
ns
Input Data Hold after Clock Rising
SM2=0, 12 clocks per cycle
SM2=1, 4 clocks per cycle
tXHDX
tCLCL
ns
Clock Rising Edge to Input
Data Valid
SM2=0, 12 clocks per cycle
SM2=1, 4 clocks per cycle
tXHDV
11tCLCL
3tCLCL
ns
EXPLANATION OF AC SYMBOLS
In an effort to remain compatible with the original 8051 family, this device specifies the same parameters as such
devices, using the same symbols. For completeness, the following is an explanation of the symbols.
t
Time
A
Address
C
Clock
D
Input data
H
Logic level high
L
Logic level low
I
Instruction
P
PSEN
Q
Output data
RRD signal
V
Valid
WWR signal
X
No longer a valid logic level
Z
Tri–state
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS83C530-ENL | 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQFP52 |
| DS87C530-ECL | 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQFP52 |
| DS87C520-MCL | 8-BIT, OTPROM, MICROCONTROLLER, PDIP40 |
| DS87C520-QNL | 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQCC44 |
| DS87C520-QCL | 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS80CH11+E02 | 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11+E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11+E02 System Energy Managers |
| DS80CH11-E02 | 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11-E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11-E02 System Energy Managers |
| DS80E100 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
| DS80EP100 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
| DS80EP100_08 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。