- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17142 > DEMO9RS08KA2 (Freescale Semiconductor)DEMO BOARD FOR 9RS08KA2 PDF資料下載
參數(shù)資料
| 型號(hào)： | DEMO9RS08KA2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 7/136頁 |
| 文件大?。?/td> | 0K |
| 描述： | DEMO BOARD FOR 9RS08KA2 |
| 產(chǎn)品培訓(xùn)模塊： | Mechatronics USBSpyder08 Discovery Kit RS08KA2 Low-End Microcontroller Series MC9RS08KA8 Microcontroller |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | RS08 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | MC9RS08KA2 |
| 所含物品： | 板，線纜，CD，文檔，樣品 IC |
| 產(chǎn)品目錄頁面： | 730 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | MC9RS08KA2CSCRTR-ND - IC MCU 8BIT 2K FLASH 8-SOIC PC9RS08KA2PAE-ND - MCU 8BIT 2KB FLASH RS08 8-DIP PC9RS08KA2FPE-ND - MCU 8BIT 2KB FLASH RS08 6-VDFN PC9RS08KA2DWE-ND - MCU 8BIT 2KB FLASH RS08 8-SOIC MC9RS08KA2CPC-ND - IC MCU 8-BIT 2K FLASH 8-PDIP MC9RS08KA2CDB-ND - IC MCU 8-BIT 2K FLASH 6-DFN MC9RS08KA2CSC-ND - IC MCU 8-BIT 2K FLASH 8-SOIC |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
Chapter 12 Development Support
MC9RS08KA2 Series Data Sheet, Rev. 4
104
Freescale Semiconductor
12.4.2
BDC Breakpoint Match Register
This 16-bit register holds the 14-bit address for the hardware breakpoint in the BDC. The BKPTEN and
FTS control bits in BDCSCR are used to enable and configure the breakpoint logic. Dedicated serial BDC
commands (READ_BKPT and WRITE_BKPT) are used to read and write the BDCBKPT register.
Breakpoints are normally set while the target MCU is in active background mode before running the user
application program. However, because READ_BKPT and WRITE_BKPT are non-intrusive commands,
they could be executed even while the user program is running. For additional information about setup and
use of the hardware breakpoint logic in the BDC, refer to the RS08 Family Reference Manual.”
5
BKPTEN
BDC Breakpoint Enable — If this bit is clear, the BDC breakpoint is disabled and the FTS (force tag select)
control bit and BDCBKPT match register are ignored
0 BDC breakpoint disabled.
1 BDC breakpoint enabled.
4
FTS
Force/Tag Select — When FTS = 1, a breakpoint is requested whenever the CPU address bus matches the
BDCBKPT match register
. When FTS = 0, a match between the CPU address bus and the BDCBKPT register
causes the fetched opcode to be tagged
. If this tagged opcode ever reaches the end of the instruction queue,
the CPU enters active background mode rather than executing the tagged opcode
.
0 Tag opcode at breakpoint address and enter active background mode if CPU attempts to execute that
instruction.
1 Breakpoint match forces active background mode at next instruction boundary (address need not be an
opcode).
2
WS
Wait or Stop Status — When the target CPU is in wait or stop mode, most BDC commands cannot function
.
However, the BACKGROUND command can be used to force the target CPU out of wait or stop and into active
background mode where all BDC commands work
. Whenever the host forces the target MCU into active
background mode, the host must issue a READ_STATUS command to check that BDMACT = 1 before
attempting other BDC commands
.
0 Target CPU is running user application code or in active background mode (was not in wait or stop mode when
background became active).
1 Target CPU is in wait or stop mode, or a BACKGROUND command was used to change from wait or stop to
active background mode.
1
WSF
Wait or Stop Failure Status — This status bit is set if a memory access command failed due to the target CPU
executing a wait or stop instruction at or about the same time
. The usual recovery strategy is to issue a
BACKGROUND command to get out of wait or stop mode into active background mode, repeat the command
that failed, then return to the user program
. (Typically, the host would restore CPU registers and stack values and
re-execute the wait or stop instruction
.)
0 Memory access did not conflict with a wait or stop instruction.
1 Memory access command failed because the CPU entered wait or stop mode.
Table 12-1. BDCSCR Register Field Descriptions (continued)
Field
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J1B-EZ | CONVERTER MOD DC/DC 95V 25W |
| EBC28DREH | CONN EDGECARD 56POS .100 EYELET |
| ECC35DCMN | CONN EDGECARD 70POS .100 WW |
| EBC35DCSN | CONN EDGECARD 70POS DIP .100 SLD |
| MRJ0280DD-A | C/A MRJ21/MRJ21 GBE STRT CMR 28M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DEMO9RS08KA8 | 功能描述:開發(fā)板和工具包 - S08 / S12 DEMO BOARD FOR KA8 PRODUCT RoHS:否 產(chǎn)品:Development Kits 工具用于評(píng)估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
| DEMO9RS08KB12 | 功能描述:開發(fā)板和工具包 - S08 / S12 KB12 DEMO Board RoHS:否 產(chǎn)品:Development Kits 工具用于評(píng)估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
| DEMO9RS08KB12 | 制造商:Freescale Semiconductor 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE |
| DEMO9RS08LA8 | 功能描述:開發(fā)板和工具包 - S08 / S12 DEMO BOARD FOR LA8 RoHS:否 產(chǎn)品:Development Kits 工具用于評(píng)估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
| DEMO9RS08LE4 | 功能描述:開發(fā)板和工具包 - S08 / S12 LE4 Family Demo Board RoHS:否 產(chǎn)品:Development Kits 工具用于評(píng)估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。