參數(shù)資料
型號： CC113LRTKT
廠商： TEXAS INSTRUMENTS INC
元件分類： 無繩電話/電話
英文描述： TELECOM, CELLULAR, RF AND BASEBAND CIRCUIT, PQCC20
封裝： 4 X 4 MM, GREEN, PLASTIC, VQFN-20
文件頁數(shù)： 16/75頁
文件大小： 1454K
代理商： CC113LRTKT
CC113L
SWRS108A
Page 23 of 68
Bits
Name
Description
7
CHIP_RDYn
Stays high until power and crystal have stabilized. Should always be low when using
the SPI interface.
6:4
STATE[2:0]
Indicates the current main state machine mode
Value
State
Description
000
IDLE
IDLE state (Also reported for some transitional
states instead of SETTLING or CALIBRATE)
001
RX
Receive mode
010
Reserved
011
Reserved
100
CALIBRATE
Frequency synthesizer calibration is running
101
SETTLING
PLL is settling
110
RXFIFO_OVERFLOW
RX FIFO has overflowed. Read out any useful
data, then flush the FIFO with SFRX
111
Reserved
3:0
FIFO_BYTES_AVAILABLE[3:0]
The number of bytes available in the RX FIFO
Table 16: Status Byte Summary
10.2
Register Access
The configuration registers on the CC113L are
located on SPI addresses from 0x00 to 0x2E.
Table 31 on page 46 lists all configuration
registers. It is highly recommended to use
SmartRF Studio [4] to generate optimum
register settings. The detailed description of
each register is found in Section 26.1 and
Section
starting
on
page
All
configuration registers can be both written to
and read. The R/W
bit controls if the register
should be written to or read. When writing to
registers, the status byte is sent on the SO pin
each time a header byte or data byte is
transmitted on the SI pin. When reading from
registers, the status byte is sent on the SO pin
each time a header byte is transmitted on the
SI pin.
Registers with consecutive addresses can be
accessed in an efficient way by setting the
burst bit (B) in the header byte. The address
bits (A5 - A0) set the start address in an
internal address counter. This counter is
incremented by one each new byte (every 8
clock pulses). The burst access is either a
read or a write access and must be terminated
by setting CSn high.
For
register
addresses
in
the
range
0x30 - 0x3D, the burst bit is used to select
between status registers when burst bit is one,
and command strobes when burst bit is zero.
See more in Section 10.3 below. Because of
this, burst access is not available for status
registers and they must be accessed one at a
time. The status registers can only be read.
10.3 SPI Read
When reading register fields over the SPI
interface while the register fields are updated
by the radio hardware (e.g. MARCSTATE or
RXBYTES), there is a small, but finite,
probability that a single read from the register
is
being
corrupt.
As
an
example,
the
probability of any single read from RXBYTES
being corrupt, assuming the maximum data
rate is used, is approximately 80 ppm. Refer to
the CC113L Errata Notes [3] for more details.
10.4 Command Strobes
Command Strobes may be viewed as single
byte instructions to CC113L. By addressing a
command strobe register, internal sequences
will be started. These commands are used to
disable the crystal oscillator, enable receive
mode, enable calibration etc. The 8 command
strobes
are
listed
in
on page 45.
相關(guān)PDF資料
PDF描述
CC154Z-A6BP45-FREQTSB-OUT27 VCXO, CLOCK, 8 MHz - 36 MHz, HCMOS OUTPUT
CC1812C513R-10 CHOKE CAN-BUS 51.0UH 200MA
CC2824B475R-10 CHOKE CAN-BUS 4700.0UH 400MA
CC2824D225R-10 CHOKE CAN-BUS 2200.0UH 500MA
CC2824E105R-10 CHOKE CAN-BUS 1000.0UH 700MA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CC113U015R3C3PH 制造商:Mallory 功能描述:CGA015X311B
CC1140M3M 制造商:SHIELD 制造商全稱:SHIELD s.r.l. 功能描述:For electrovalves, style A, 3p+G, female, with cable
CC1140M8M 制造商:SHIELD 制造商全稱:SHIELD s.r.l. 功能描述:For electrovalves, style A, 3p+G, female, with cable
CC-115 制造商:B&K Precision Corporation 功能描述:
CC1150 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CC1100 Single Chip Low Cost Low Power RF-Transceiver
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*