參數(shù)資料
型號： AX88196BLF
廠商： ASIX Electronics Corporation
英文描述： Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller with MII Interface
中文描述： 低引腳數(shù)不符合信息產(chǎn)業(yè)部的PCI接口16位產(chǎn)品個10/100M快速以太網(wǎng)控制器
文件頁數(shù)： 63/86頁
文件大小： 551K
代理商： AX88196BLF
ASIX ELECTRONICS CORPORATION
63
AX88196BLF
6.5 CPU Access MII Serial Management Interface
Basic Operation
The primary function of station management is to transfer control and status information about the PHY to a
management entity. This function is accomplished by the MDC clock input from MAC entity. The maximum
frequency is 2.5 MHz.
The Internal PHY address is fixed to 10h and the equivalent circuit is shown as below:
Fig - 9 SMI connections
A specific set of registers and their contents (described in
Tab - 20 MII Management Frames- field Description
) defines the nature of the information transferred across the MDIO interface. Frames transmitted on the MII
management interface will have the frame structure shown in
Tab - 19 SMI Management Frame Format
. The order of bit transmission is from left to right. Note that reading and writing the management register must
be completed without interruption.
Read/Write
(R/W)
R
1. . .1
01
10
AAAAA
RRRRR
W
1. . .1
01
01
AAAAA
RRRRR
Pre
ST
OP
PHYAD
REGAD
TA
DATA
IDLE
Z0
10
DDDDDDDDDDDDDDDD
DDDDDDDDDDDDDDDD
Z
Z
Tab - 19 SMI Management Frame Format
Field
Pre
ST
OP
Descriptions
Preamble
. The PHY will accept frames with no preamble. This is indicated by a 1 in MR1 1, bit 6.
Start of Frame.
The start of frame is indicated by a 01 pattern.
Operation Code
. The operation code for a read transaction is 10. The operation code for a write
transaction is a 01.
PHY Address
. The PHY address is 5 bits, allowing for 32 unique addresses. The first PHY address
bit transmitted and received is the MSB of the address. A station management entity that is
attached to multiple PHY entities must have prior knowledge of the appropriate PHY address for
each entity.
Register Address.
The register address is 5 bits, allowing for 32 unique registers within each PHY. The
first register address bit transmitted and received is the MSB of the address.
Turnaround
. The turnaround time is a 2-bit time spacing between the register address field, and
the data field of a frame, to avoid drive contention on MDIO during a read transaction. During a
write to the PHY, these bits are driven to 10 by the station. During a read, the MDIO is not
driven during the first bit time and is driven to a 0 by the PHY during the second bit time.
Data
. The data field is 16 bits. The first bit transmitted and received will be bit 15 of the register
being addressed.
Idle Condition.
The IDLE condition on MDIO is a high-impedance state. All three state drivers will be
disabled and the PHY’s pull-up resistor will pull the MDIO line to logic 1.
PHYADD
REGAD
TA
DATA
IDLE
Tab - 20 MII Management Frames- field Description
(Internal PHY)
MDC MDIO-OUT MDIO-IN Output-ENn
From Register
Offset 14h MDC
MDO
MDI
MDIR
S
Y
0
1
Pin62
MDC
Pin63
MDIO
相關(guān)PDF資料
PDF描述
AX88658AB 8-Port 10/100/1000BASE-T Ethernet Switch
AX88772_07 USB to 10/100 Fast Ethernet/HomePNA Controller
AX88772 USB to 10/100 Fast Ethernet/HomePNA Controller
AX88780_07 IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER.
AX88780 High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AX88196L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE 3-in-1 Local CPU Bus Fast Ethernet Controller with Embedded SRAM
AX88613 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller
AX88615 制造商:未知廠家 制造商全稱:未知廠家 功能描述:5-Port 10/100BASE Ethernet Switch
AX88615P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:5-Port 10/100BASE Ethernet Switch
AX8863T 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Low-Dropout, 120mA Linear Regulators
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*