參數(shù)資料
型號: AX88196BLF
廠商: ASIX Electronics Corporation
英文描述: Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller with MII Interface
中文描述: 低引腳數(shù)不符合信息產(chǎn)業(yè)部的PCI接口16位產(chǎn)品個(gè)10/100M快速以太網(wǎng)控制器
文件頁數(shù): 25/86頁
文件大?。?/td> 551K
代理商: AX88196BLF
ASIX ELECTRONICS CORPORATION
25
AX88196BLF
4.3 Wake-up Detection
Setting wake up Control and Status WUCS (CR page3, offset 0Ah) and D1 power saving in Power Management
Register PMR (CR page3, offset 0Bh), place the AX88196B in wake on LAN detection mode. In this mode, normal
data reception is disabled. And detection logic within the MAC examines receive data for three kinds of WOL
events.
-
Examines receive data for the pre-programmed wake-up frame patterns
-
Examines receive data for the Magic Packet frame patterns
-
Examines PHY link status change
4.3.1 Wake-up frame
AX88196B supports four programmable filters that support many different receive packet patterns. If the remote
wakeup mode is enable (in D1 sleep state). The remote wakeup function receives all frames and checks each frame
against the enabled filter and recognizes the frame as a remote wake-up frame if it passes the MAC address filtering
and CRC value match. In order to determine which bytes of the frames should be checked by the CRC-16 (x16 +x15
+x2 +1) module. AX88196B use a programmable byte mask and a programmable pattern offset for each of the four
supported filters. AX88196B also provide last byte match check and options cascade four programmable filters.
Make the four of detectors can operate simultaneously or sequentially.
The byte mask is a 32-bit field that specifies whether or not each of the 32 contiguous bytes within the frame,
beginning in the pattern offset, should be checked. If bit j in the byte mask is set, the diction logic checks byte offset
+j in the frame.
The pattern offset define on Offset 3 ~ 0 for each wake-up filter 3 ~ 0 and the real offset value equal to Offset
register multiplied by 2. (For example, The real offset value equal to 12 if set 6 on Offset register field)
Last bytes 3 ~ 0 for each wake-up filter 3 ~ 0 also. The contents of Last Byte register must equal to the last of Byte
Mask bit indicates of byte value. For example, if set Byte Mask [31:0] as 00C30003h then Byte Mask [23] is the last
byte. Thus, The contents of Last byte register must equal to byte value of offset + 23.
In order to load the 32-bits of wake up control register host driver software must perform 4 writes for every 32 bit of
registers.
The first write of 8-bit is located at [31:24]. The second write will also occupy [31:24] and shift the first write of data
to [23:16]. The first write of data will be located at [7:0] after continue 4 times of write data.
3
2
8 7 6 5 4 3 2 1 0 8 7 6 5 4 3 2 1 0 8 7 6 5 4 3 2 1 0 8 7 6 5 4 3 2 1 0
Byte Mask 0
Byte Mask 1
Byte Mask 2
Byte Mask 3
Wakeup Frame 1 CRC
Wakeup Frame 3 CRC
Offset 3
Offset 2
Last Byte 3
Last Byte 2
Reserved
Cascade
Command
[2:0]
Wake-Up frame Byte Mask Register Structure
1
0
Wakeup Frame 0 CRC
Wakeup Frame 2 CRC
Offset 1
Last Byte 1
Command 3 Command 2 Command 1
Command 0
Offset 0
Last Byte 0
4
th
[31:24]
3
rd
[23:16]
2
nd
[15:8]
1
st
[7:0]
相關(guān)PDF資料
PDF描述
AX88658AB 8-Port 10/100/1000BASE-T Ethernet Switch
AX88772_07 USB to 10/100 Fast Ethernet/HomePNA Controller
AX88772 USB to 10/100 Fast Ethernet/HomePNA Controller
AX88780_07 IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER.
AX88780 High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AX88196L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE 3-in-1 Local CPU Bus Fast Ethernet Controller with Embedded SRAM
AX88613 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller
AX88615 制造商:未知廠家 制造商全稱:未知廠家 功能描述:5-Port 10/100BASE Ethernet Switch
AX88615P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:5-Port 10/100BASE Ethernet Switch
AX8863T 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Low-Dropout, 120mA Linear Regulators