- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375384 > AX88196BLF (ASIX Electronics Corporation) Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller with MII Interface PDF資料下載
參數(shù)資料
| 型號： | AX88196BLF |
| 廠商： | ASIX Electronics Corporation |
| 英文描述： | Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller with MII Interface |
| 中文描述： | 低引腳數(shù)不符合信息產(chǎn)業(yè)部的PCI接口16位產(chǎn)品個10/100M快速以太網(wǎng)控制器 |
| 文件頁數(shù)： | 16/86頁 |
| 文件大?。?/td> | 551K |
| 代理商： | AX88196BLF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
ASIX ELECTRONICS CORPORATION
16
AX88196BLF
4.2 Buffer Management Operation
There are four buffer memory access types used in AX88196B.
1. Packet Reception (Write data to memory from MAC)
2. Packet Transmission (Read data from memory to MAC)
3. Filling Packets to Transmit Buffer (Host fill data to memory)
4. Removing Packets from the Receive Buffer Ring (Host read data from memory)
The type 1 and 2 operations act as Local DMA. Type 1 does Local DMA write operation and type 2 does Local
DMA read operation. The type 3 and 4 operations act as Remote DMA. Type 3 does Remote DMA write operation
and type 4 does Remote DMA read operation.
4.2.1 Packet Reception
The Local DMA receives channel uses a Buffer Ring Structure comprised of a series of contiguous fixed length 256
byte (128 word) buffers for storage of received packets. The location of the Receive Buffer Ring is programmed in
two registers, a Page Start and a Page Stop Register. Ethernet packets consist of minimum packet size (64 bytes) to
maximum packet size (1522 bytes), the 256 byte buffer length provides a good compromise between short packets
and longer packets to most efficiently use memory. In addition these buffers provide memory resources for storage
of back-to-back packets in loaded networks. Buffer Management Logic in the AX88196B controls the assignment
of buffers for storing packets. The Buffer Management Logic provides three basic functions: linking receive buffers
for long packets, recovery of buffers when a packet is rejected, and recalculation of buffer pages that have been read
by the host.
At initialization, a portion of the 16k byte (or 8k word) address space is reserved for the receiver buffer ring. Two
eight bit registers, the Page Start Address Register (PSTART) and the Page Stop Address Register (PSTOP) define
the physical boundaries of where the buffers reside. The AX88196B treats the list of buffers as a logical ring;
whenever the DMA address reaches the Page Stop Address, the DMA is reset to the Page Start Address.
Buffer #1
Buffer #2
Buffer #3
…
…
…
…
Buffer #n
Physical Memory Map
Logic Receive Buffer Ring
Fig - 4 Receive Buffer Ring
4000h
8000h
Page Start
Page Stop
1
2
3
4
…
n-2
n-1
n
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AX88658AB | 8-Port 10/100/1000BASE-T Ethernet Switch |
| AX88772_07 | USB to 10/100 Fast Ethernet/HomePNA Controller |
| AX88772 | USB to 10/100 Fast Ethernet/HomePNA Controller |
| AX88780_07 | IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER. |
| AX88780 | High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AX88196L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE 3-in-1 Local CPU Bus Fast Ethernet Controller with Embedded SRAM |
| AX88613 | 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller |
| AX88615 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:5-Port 10/100BASE Ethernet Switch |
| AX88615P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:5-Port 10/100BASE Ethernet Switch |
| AX8863T | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Low-Dropout, 120mA Linear Regulators |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。