參數(shù)資料
型號: AX88180
廠商: ASIX Electronics Corporation
英文描述: High-Performance Non-PCI 32-bit 10/100/1000M Gigabit Ethernet Controller
中文描述: 高性能非PCI 32位10/100/1000千兆以太網(wǎng)控制器
文件頁數(shù): 12/47頁
文件大?。?/td> 420K
代理商: AX88180
AX88180
12
ASIX ELECTRONICS CORPORATION
3.0 Functional Description
3.1 Host Interface
AX88180 supports a very simple SRAM-like interface. There are only 3 control signals to operate the read or write.
For write operation, host activates CSN and WEN to low with address and data bus. AX88180 will decode and latched the
data into internal buffer. For normal operation, the WEN needs at least 4 clocks duration for one 32/16-bit write operation.
The CSN can always be driven, but WEN must at least be de-asserted 1 clock before next access. For read operation, host
asserts CSN and OEN at least 5 clocks to AX88180, the data will be valid after 4 clocks. AX88180 also support burst mode
if host reads/writes AX88180 by continuous access. Note: The burst mode only supports in TX/RX, not supports in
registers read/write. That is, reads RX area from XXXX_0000 to XXXX_7FFF or writes TX area from XXXX_8000 to
XXXX_FBFF can be accessed by burst mechanism.
3.2 System Address Range
AX88180 is suitable to attach to SRAM controller, so it needs 64K memory space for operation. The designer can
allocate any block (64K) in system space. From offset 0x0000 to 0x7FFF is for RX operation, and offset 0x8000 to
0xFBFF is for TX operation. The internal configuration register of AX88180 is allocated in offset 0xFC00 to 0xFCFF.
Below is the mapping of addressing.
Figure 3: 32-bit mode address mapping
3.3 TX Buffer Operation
AX88180 employs 4 descriptors to maintain transmit information, such as packet length, start bit. These descriptors
are located in offset 0xFC20, 0xFC24, 0xFC28 and 0xFC2C. Driver can choose any descriptor whenever there is data
needed to be transmitted. Since there are only 4 descriptors, upon running out of descriptors, driver must wait for the
descriptor is to be released by AX88180.
3.4 RX Buffer Operation
AX88180 is built a 32K SRAM for RX operation. It utilizes ring structure to maintain the input data from PHY and
read out to host. There are two pointer registers located in offset 0xFC34 and oxFC38. AX88180 will maintain RXCURT
register. Upon it receives a valid packet from PHY it will update RXCURT according to the packet length. Driver reads
data from AX88180 and maintains the RXBOUND register. When driver finishes reading packet, it must update
RXBOUND according to the packet length. AX88180 utilizes RXCURT and RXBOUND to provide receive buffer status,
full or empty.
R X a r e a
3 2 7 6 8 b y t e s
X X X X _ 0 0 0 0 h
X X X X _ 8 0 0 0 h
X X X X _ F C 0 0 h
3 1
0
T X a r e a
3 1 7 4 4 b y t e s
R e g i s t e r s a r e a
2 5 6 b y t e s
X X X X _ F D 0 0 h
N o u s e d a r e a
7 6 8 b y t e s
X X X X _ F F F F h
相關(guān)PDF資料
PDF描述
AX88190P 10/100BASE PCMCIA Fast Ethernet MAC Controller
AX88195P 10/100BASE Local CPU Bus Fast Ethernet MAC Controller
AX88196BLF Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller with MII Interface
AX88658AB 8-Port 10/100/1000BASE-T Ethernet Switch
AX88772_07 USB to 10/100 Fast Ethernet/HomePNA Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AX88180LF 制造商:ASIX 功能描述:NON PCI MAC CONTROLLER 10/100/1000
AX88190 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCMCIA Fast Ethernet MAC Controller
AX88190AL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCMCIA Fast Ethernet MAC Controller
AX88190P 制造商:ASIX 制造商全稱:ASIX 功能描述:10/100BASE PCMCIA Fast Ethernet MAC Controller
AX88195P 制造商:ASIX 制造商全稱:ASIX 功能描述:10/100BASE Local CPU Bus Fast Ethernet MAC Controller