參數資料
型號: ARM60
廠商: Mitel Networks Corporation
英文描述: Low Power General Purpose 32-Bit RISC Microprocessor(低功耗通用32位精簡指令集微處理器)
中文描述: 低功耗通用32位RISC微處理器(低功耗通用32位精簡指令集微處理器)
文件頁數: 49/121頁
文件大小: 1217K
代理商: ARM60
Instruction Set - LDM, STM
45
4.8.5 Use of R15 as the base
R15 shall not be used as the base register in any LDM or STM instruction.
4.8.6 Inclusion of the base in the register list
When write-back is specified, the base is written back at the end of the second cycle of the instruction.
During a STM, the first register is written out at the start of the second cycle. A STM which includes storing
the base, with the base as the first register to be stored, will therefore store the unchanged value, whereas
with the base second or later in the transfer order, will store the modified value. A LDM will always
overwrite the updated base if the base is in the list.
4.8.7 Data Aborts
Some legal addresses may be unacceptable to a memory management system, and the memory manager
can indicate a problem with an address by taking the
ABORT
signal HIGH. This can happen on any
transfer during a multiple register load or store, and must be recoverable if ARM60 is to be used in a virtual
memory system.
The state of the
LATEABT
control signal does not affect the behaviour of LDM and STM instructions in the
event of a memory abort exception.
Aborts during STM instructions
If the
abort occurs during a store multiple instruction, ARM60 takes little action until the instruction
completes, whereupon it enters the data abort trap. The memory manager is responsible for preventing
erroneous writes to the memory. The only change to the internal state of the processor will be the
modification of the base register if write-back was specified, and this must be reversed by software (and the
cause of the
abort resolved) before the instruction may be retried.
Aborts during LDM instructions
When ARM60 detects a data abort during a load multiple instruction, it modifies the operation of the
instruction to ensure that recovery is possible.
(i)
Overwriting of registers stops when the abort happens. The
aborting load will not take place but
earlier ones may have overwritten registers. The PC is always the last register to be written and so
will always be preserved.
(ii)
The base register is restored, to its modified value if write-back was requested. This ensures
recoverability in the case where the base register is also in the transfer list, and may have been
overwritten before the
abort occurred.
The data abort
trap is taken when the load multiple has completed, and the system software must undo any
base modification (and resolve the cause of the abort) before restarting the instruction.
4.8.8 Instruction Cycle Times
Normal LDM instructions take nS + 1N + 1I and LDM PC takes (n+1)S + 2N + 1I incremental cycles, where
S,N and I are as defined in section 5.1 Cycle types on page 65.
相關PDF資料
PDF描述
ARM610 General Purpose 32-Bit Microprocessor with 4kByte Cache,Write Buffer and Memory Management Unit(通用32位微處理器(帶4K字節(jié)緩存,寫緩沖器和存儲器管理單元))
ARRAYS NIGHT VISION H.V. RECTIFIER DIODES & ARRAYS
ARS2540 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE
AR2540 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE
ARS25A 25A AUTOMOTIVE BUTTON DIODE
相關代理商/技術參數
參數描述
ARM607 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG-751B)
ARM-607 制造商:Master Appliance Corp 功能描述:Nozzle Shield; HG-751B heat gun 制造商:Master Appliance 功能描述:Heat Gun,Armature W/Retaining Ring For Hg-751B 120V, Hg-501A-D
ARM610 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor
ARM7-009 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU
ARM720T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip