參數(shù)資料
型號(hào): ARM60
廠商: Mitel Networks Corporation
英文描述: Low Power General Purpose 32-Bit RISC Microprocessor(低功耗通用32位精簡指令集微處理器)
中文描述: 低功耗通用32位RISC微處理器(低功耗通用32位精簡指令集微處理器)
文件頁數(shù): 16/121頁
文件大?。?/td> 1217K
代理商: ARM60
P60ARM-B
12
Figure 4:
Format of the Program Status Registers (PSRs)
The format of the Program Status Registers is shown in
(PSRs)
. The N, Z, C and V bits are the
changed as a result of arithmetic and logical operations in the processor and may be tested by all
instructions to determine if the instruction is to be executed.
Figure 4: Format of the Program Status Registers
. The condition code flags in the CPSR may be
condition code flags
The I and F bits are the
disables FIQ interrupts when it is set. The M0, M1, M2, M3 and M4 bits (M[4:0]) are the
determine the mode in which the processor operates. The interpretation of the mode bits is shown in
2: The Mode Bits
. Not all combinations of the mode bits define a valid processor mode. Only those explicitly
described shall be used.
interrupt disable bits.
The I bit disables IRQ interrupts when it is set and the F bit
mode bits
, and these
Table
The bottom 28 bits of a PSR (incorporating I, F and M[4:0]) are known collectively as the
control bits will change when an exception arises and in addition can be manipulated by software when the
processor is in a privileged mode. Unused bits in the PSRs are reserved and their state shall be preserved
when changing the flag or control bits. Programs shall not rely on specific values from the reserved bits
when checking the PSR status, since they may read as one or zero in future processors.
control bits
. The
M[4:0]
Mode
Accessible register set
10000
User
PC, R14..R0
CPSR
10001
FIQ
PC, R14_fiq..R8_fiq, R7..R0
CPSR, SPSR_fiq
10010
IRQ
PC, R14_irq..R13_irq, R12..R0
CPSR, SPSR_irq
10011
Supervisor
PC, R14_svc..R13_svc, R12..R0
CPSR, SPSR_svc
10111
Abort
PC, R14_abt..R13_abt, R12..R0
CPSR, SPSR_abt
11011
Undefined
PC, R14_und..R13_und, R12..R0
CPSR, SPSR_und
Table 2: The Mode Bits
0
1
2
3
4
5
6
7
8
27
28
29
30
31
M0
M1
M2
M3
M4
.
F
I
V
C
Z
N
Overflow
Carry / Borrow / Extend
Zero
Negative / Less Than
Mode bits
FIQ disable
IRQ disable
.
.
.
flags
control
相關(guān)PDF資料
PDF描述
ARM610 General Purpose 32-Bit Microprocessor with 4kByte Cache,Write Buffer and Memory Management Unit(通用32位微處理器(帶4K字節(jié)緩存,寫緩沖器和存儲(chǔ)器管理單元))
ARRAYS NIGHT VISION H.V. RECTIFIER DIODES & ARRAYS
ARS2540 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE
AR2540 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE
ARS25A 25A AUTOMOTIVE BUTTON DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ARM607 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG-751B)
ARM-607 制造商:Master Appliance Corp 功能描述:Nozzle Shield; HG-751B heat gun 制造商:Master Appliance 功能描述:Heat Gun,Armature W/Retaining Ring For Hg-751B 120V, Hg-501A-D
ARM610 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor
ARM7-009 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU
ARM720T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip