- 您現在的位置：買賣IC網 > PDF目錄364674 > AMIS-53050 Frequency Agile Transceiver PDF資料下載
參數資料
| 型號： | AMIS-53050 |
| 英文描述： | Frequency Agile Transceiver |
| 中文描述： | 捷變頻收發(fā)器 |
| 文件頁數： | 37/107頁 |
| 文件大?。?/td> | 2576K |
| 代理商： | AMIS-53050 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁
AMIS-53050
Frequency Agile Transceiver
Data Sheet
Figure 26: Sequential Control Register Read/Write Using the 3-Wire Interface
F
identical
eight bits of data tr
transferred. This ta
fractiona
The SSN
the next
eight
diagr
t for a
or sequential re
/write op
correspond
ansferred
sk is most useful
registers 03-
control data transfer. The format of the instruction and address is
r location to read or write. The first
internally incremented after each data byte is
bles spanning over multiple address locations, such as the
writing to or reading from varia
for
word (
must b
bits as
at the
and not
read/write in order for the slave SPI controller to correctly interpret
6.1.4. I
2
C Interface
T
device.
I
2
C
e for the AMIS-53050 is
with the AMIS-53050 as the slave
defines the operation to be performed. When set to ‘1’, a read operation is selected. When set to ‘0’, a write operation is
elected. Following the start condition, the AMIS-53050 monitors the SDA bus checking the device type identifier being transmitted.
s
Upon receiving its device address, the AMIS-53050 outputs an acknowledge signal on the SDA line. Depending on the state of the R/W
bit, the AMIS-53050 will select a read or write operation.
igure 26 is a
am f
single read
ads or writes for 3-wire
eration, with the address corresponding to the first registe
to the address selected. The address is
to tha
05).
l PLL
line
e de-asserted
a command
completion of a sequential
data.
he
interfac
compatible with the Philip Semiconductor I
2
C standard,
6.1.4.1.
I2C Device Addressing
A control byte is the first byte received following the start condition from the Master device. The control byte consists of 7-bits for the
device address, and 1-bit for a read or write command. For the AMIS-53050, the device address is ‘0110100’ binary. The last bit of the
control byte
37
AMI Semiconductor
– Jan. 07, M-20639-002
www.amis.com
相關PDF資料 |
PDF描述 |
|---|---|
| AMIS-710650 | Color CIS Module Analog Video Output |
| AMIS-710650-A6 | Color CIS Module Analog Video Output |
| AMIS-710651 | Color CIS Module |
| AMIS-710651-A4 | Color CIS Module |
| AMIS-720233 | Contact Image Sensor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AMIS-53050-I/A | 制造商:AMI 制造商全稱:AMI 功能描述:Frequency Agile Transceiver |
| AMIS-53050-XTD | 功能描述:射頻收發(fā)器 AMIS-53050 WLESS TRNSCVR RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數據速率:2000 Kbps 調制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| AMIS-70020 | 制造商:ON Semiconductor 功能描述:POWER FAILURE ELAPSED TIME COUNTER, SOIC - Rail/Tube 制造商:ON Semiconductor 功能描述:POWER FAILURE ELAPSED TIME COUNTER, SOIC - Tape and Reel |
| AMIS-710200 | 制造商:AMI 制造商全稱:AMI 功能描述:200dpi CIS Module |
| AMIS-710201 | 制造商:AMI 制造商全稱:AMI 功能描述:200dpi CIS Module |
發(fā)布緊急采購，3分鐘左右您將得到回復。