- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364674 > AMIS-53050 Frequency Agile Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | AMIS-53050 |
| 英文描述： | Frequency Agile Transceiver |
| 中文描述： | 捷變頻收發(fā)器 |
| 文件頁(yè)數(shù)： | 31/107頁(yè) |
| 文件大?。?/td> | 2576K |
| 代理商： | AMIS-53050 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)
AMIS-53050
Frequency Agile Transceiver
Data Sheet
Figure 20: Minimum Design Layout Suggestion
6.0 Us
er’s Guide
This user’s guide divides the description of the control registers into distinct functional areas; command register flow diagrams,
ata/control interfaces, and burst transmission, respectively.
frequency generation, receiver, transmitter, idle, d
Control Se
1: Contr
6.1
rial Interface Bus Description
Table 1
ol Interface Physical Configuration
Clock
Data
Power
Interface
AMIS-
53050
Version
Pin
Source
Output
Input
SSN
AMIS-53050
RX
Standby
-001
SCLK
Master
SDATA
SDATA
RegC
Slave only
Low
Med.
I
2
C
-002
SCLK
Master
SDATA
SDATA
NU
Slave only
Med.
Low
3-Wire
-002
SCLK
Master
SDATA
SDATA
Select
Slave only
Med.
Low
Note: The I
2
C control bus interface can be used with either the –001 or the –002 version of the AMIS-53050, but the SPI can only be used with the –002 version. The
versions are different due to the receiver power requirements as shown.
The AMIS-53050 employs two different control interfaces. Communication with the AMIS-53050 control registers is through either a
3-wire bus or a 2-wire I
C compatible bus, respectively. The state of the control bus is detected by the device at the onset of
communication with the host controller, and is valid as long as power remains applied to the part. In this case, the transceiver is always
a slave device.
6.1.1. Control Interface Protocol
The AMIS-53050 control interface allows an external host controller to write instructions to the registers. The external controller can
also read the register values. The control interface can be configured as either a 2-wire I
2
C interface bus or a 3-wire serial interface
(slave mode operation).
31
AMI Semiconductor
– Jan. 07, M-20639-002
www.amis.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AMIS-710650 | Color CIS Module Analog Video Output |
| AMIS-710650-A6 | Color CIS Module Analog Video Output |
| AMIS-710651 | Color CIS Module |
| AMIS-710651-A4 | Color CIS Module |
| AMIS-720233 | Contact Image Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AMIS-53050-I/A | 制造商:AMI 制造商全稱:AMI 功能描述:Frequency Agile Transceiver |
| AMIS-53050-XTD | 功能描述:射頻收發(fā)器 AMIS-53050 WLESS TRNSCVR RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| AMIS-70020 | 制造商:ON Semiconductor 功能描述:POWER FAILURE ELAPSED TIME COUNTER, SOIC - Rail/Tube 制造商:ON Semiconductor 功能描述:POWER FAILURE ELAPSED TIME COUNTER, SOIC - Tape and Reel |
| AMIS-710200 | 制造商:AMI 制造商全稱:AMI 功能描述:200dpi CIS Module |
| AMIS-710201 | 制造商:AMI 制造商全稱:AMI 功能描述:200dpi CIS Module |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。