參數(shù)資料
型號: AM79C961AVIW
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
中文描述: 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝: TQFP-144
文件頁數(shù): 124/206頁
文件大?。?/td> 1507K
代理商: AM79C961AVIW
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁當(dāng)前第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁
124
Am79C961A
9
STP
START OF PACKET indicates
that this is the first buffer to be
used by the PCnet-ISA II con-
troller for this frame. It is used for
data chaining buffers. The STP
bit must be set in the first buffer
of the frame, or the PCnet-ISA II
controller will skip over the
descriptor and poll the next
descriptor(s) until the OWN and
STP bits are set.
STP is written by the host and is
not changed by the PCnet-ISA II
controller.
END OF PACKET indicates that
this is the last buffer to be used
by the PCnet-ISA II
controller for
this frame. It is used for data
chaining buffers. If both STP and
ENP are set, the frame fits into
one buffer and there is no data
chaining. ENP is written by the
host and is not changed by the
PCnet-ISA II controller.
The HIGH ORDER 8 address
bits of the buffer pointed to by
this descriptor. This field is writ-
ten by the host and is not
changed by the PCnet-ISA II
controller.
8
ENP
7-0
HADR
TMD2
Bit
Name
Description
15-12 ONES
MUST BE ONES. This field is
written
by
the
unchanged by the PCnet-ISA II
controller.
BUFFER BYTE COUNT is the
length of the buffer pointed to by
this descriptor, expressed as the
two
s complement of the length
of the buffer. This is the number
of bytes from this buffer that will
be transmitted by the PCnet-ISA
II controller. This field is written
by the host and is not changed
by the PCnet-ISA II controller.
There are no minimum buffer
size restrictions. Zero length
buffers are allowed for protocols
which require it.
host
and
11-0
BCNT
TMD3
Bit
Name
Description
15
BUFF
BUFFER ERROR is set by the
PCnet-ISA II controller during
transmission when the PC-
net-ISA II controller does not find
the ENP flag in the current buffer
and does not own the next buff-
er. This can occur in either of two
ways:
1)
The OWN bit of the next
buffer is zero.
2) FIFO underflow occurred
before the PCnet-ISA II
controller obtained the
next STATUS byte
(TMD1[15:8]).
BUFF error will turn off the
transmitter (CSR0, TXON = 0),
if DXSUFLO = 0 (bit 6 CSR3). If
a Buffer Error occurs, an
Underflow Error will also occur.
BUFF is not valid when LCOL
or RTRY error is set during
transmit data chaining. BUFF
is written by the PCnet-ISA II
controller.
UNDERFLOW ERROR indi-
cates that the transmitter has
truncated a message due to
data late from memory. UFLO
indicates that the FIFO has emp-
tied before the end of the frame
was reached. Upon UFLO error,
the transmitter is turned off
(CSR0, TXON = 0), if DXSUFLO
= 0 (bit 6 CSR3). UFLO is written
by the PCnet-ISA II controller.
RESERVED bit. The PCnet-ISA
II controller will write this bit with
a
0".
LATE COLLISION indicates that
a collision has occurred after the
slot time of the channel has
elapsed. The PCnet-ISA II con-
troller does not re-try on late col-
lisions. LCOL is written by the
PCnet-ISA II controller.
LOSS OF CARRIER is set in
AUI mode when the carrier is
lost during an PCnet-ISA II con-
troller- initiated transmission.
The PCnet-ISA II controller does
not stop transmission upon loss
of carrier. It will continue to
transmit the whole frame until
done. LCAR is written by the
PCnet-ISA II controller.
In 10BASE-T mode, LCAR will
be set when the T-MAU is in link
fail state.
RETRY ERROR indicates that
the transmitter has failed after
16 attempts to successfully
transmit a message, due to
repeated
collisions
14
UFLO
13
RES
12
LCOL
11
LCAR
10
RTRY
on
the
相關(guān)PDF資料
PDF描述
Am79C965A PCnet?-32 Single-Chip 32-Bit Ethernet Controller
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C961AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C961KC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-ISA+ Jumperless Single-Chip Ethernet Controller for ISA
AM79C961KC/W 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-ISA+ Jumperless Single-Chip Ethernet Controller for ISA
AM79C965A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet?-32 Single-Chip 32-Bit Ethernet Controller