- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366544 > AM53C96KCW (Advanced Micro Devices, Inc.) High Performance SCSI Controller PDF資料下載
參數(shù)資料
| 型號： | AM53C96KCW |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | High Performance SCSI Controller |
| 中文描述： | 高性能SCSI控制器 |
| 文件頁數(shù)： | 37/63頁 |
| 文件大?。?/td> | 455K |
| 代理商： | AM53C96KCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
P R E L I M I N A R Y
AMD
37
Am53C94/Am53C96
Status Register (STATREG) 04H will be set. This com-
mand is cleared from the command queue once it is
decoded.
Caution must be exercised when using this command.
The DMA Stop Command can be used only during a
DMA Target Send Data Command or DMA Target Re-
ceive Data Command execution. In both cases the DMA
controller has to be in the idle state.
During a DMA Target Send Data Command the FIFO
has to be empty or the Current FIFO (CF 4:0) bits in the
Current FIFO/Internal State Register (CFISREG) 07H
are zero.
During a DMA Synchronous Target Receive Data Com-
mand the Current Transfer Count Register (CTCREG)
00–01H is zero, which is indicated by the Count to Zero
(CTZ) bit of the Status Register (STATREG) 04H. or
when the Synchronous Offset Register (SOFREG) 07H
has reached its maximum value which is indicated by
the Synchronous Offset Flag (SOF) bit of the Internal
State Register (ISREG) 06H.
During a DMA Asynchronous Target Receive Data
Command the FIFO is full which is indicated by the Cur-
rent FIFO (CF 4:0) bits in the Current FIFO/Internal
State Register (CFISREG) 07H being all high or Current
Transfer Count Register (CTCREG) 00–01H is zero,
which is indicated by the Count to Zero (CTZ) bit of the
Status Register (STATREG) 04H.
Idle State Commands
The Idle State Commands can be issued to the device
only when the device is disconnected from the SCSI
bus. If these commands are issued to the device when it
is logically connected to the SCSI bus, the commands
are ignored, and the device will generate an illegal com-
mand interrupt and clear the Command Register
(CMDREG) 03H.
Reselect Steps Command
(Command Code 40H/C0H)
The Reselect Steps Command is used by the target de-
vice to reselect an initiator device. When this command
is issued the device arbitrates for the control of the SCSI
bus. If the device wins arbitration, it reselects the initia-
tor device and transfers a single byte identify message.
Before issuing this command the SCSI Timeout Regis-
ter (STIMREG) 05H, the Control Register One
(CNTLREG1) 08H and the SCSI Destination ID Regis-
ter (SDIDREG) 04H must be set to the proper values. If
DMA is enabled, the Start Transfer Count Register
(STCREG) 00H–01H must be set to one. If DMA is not
enabled, the single byte identify message must be
loaded into the FIFO before issuing this command. This
command will be terminated early if the SCSI Timeout
Register times out. This command also resets the Inter-
nal State Register (ISREG) 06H.
Select without ATN Steps Command
(Command Code 41H/C1H)
The Select without ATN Steps Command is used by the
initiator to select a target. When this command is issued
the device arbitrates for the control of the SCSI bus.
When the device wins arbitration, it selects the target
device and transfers the Command Descriptor Block
(CDB). Before issuing this command the SCSI Timeout
Register (STIMREG) 05H, the Control Register One
(CNTLREG1) 08H and the SCSI Destination ID Regis-
ter (SDIDREG) 04H must be set to the proper values. If
DMA is enabled, the Start Transfer Count Register
(STCREG) 00H–01H must be set to the total length of
the command. If DMA is not enabled, the data must be
loaded into the FIFO before issuing this command. This
command will be terminated early if the SCSI Timeout
Register times out or if the target does not go to the
Command Phase following the Selection Phase or if the
target exits the Command Phase early.
Select with ATN Steps Command
(Command Code 42H/C2H)
The Select with ATN Steps Command is used by the in-
itiator to select a target. When this command is issued
the device arbitrates for the control of the SCSI bus.
When the device wins arbitration, it selects the target
device with the
ATN
signal asserted and transfers the
Command Descriptor Block (CDB) and a one byte mes-
sage. Before issuing this command the SCSI Timeout
Register (STIMREG) 05H, the Control Register One
(CNTLREG1) 08H and the SCSI Destination ID Regis-
ter (SDIDREG) 04H must be set to the proper values. If
DMA is enabled, the Start Transfer Count Register
(STCREG) 00H–01H must be set to the total length of
the command. If DMA is not enabled, the data must be
loaded into the FIFO before issuing this command. This
command will be terminated early in the following situ-
ations:
I
The SCSI Timeout Register times out
I
The target does not go to the Message Out Phase
following the Selection Phase
I
The target exits the Message Phase early
I
The target does not go to the Command Phase
following the Selection Phase
I
The target exits the Command Phase early.
Select with ANT and Stop Steps Command
(Command Code 43H/C3H)
The Select with ATN and Stop Steps Command is used
by the initiator to select a target. When this command is
issued the device arbitrates for the control of the SCSI
bus. When the device wins arbitration, it selects the tar-
get device with the
ATN
signal asserted and transfers
the Command Descriptor Block (CDB) and stops after
one message byte is sent, but the
ATN
signal is not
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM53C94 | Intergrated Optical Disk Controller |
| AM80C186 | Circular Connector; No. of Contacts:3; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:12; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:12-3 RoHS Compliant: No |
| AM80C286 | Circular Connector; No. of Contacts:10; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:12; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No |
| AM53C96 | Intergrated Optical Disk Controller |
| AM95C98 | Intergrated Optical Disk Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM53C974KC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| AM53CF94 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC) |
| AM53CF94/AM53CF96 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am53CF94/Am53CF96 ? 572KB (PDF) Enhanced SCSI-2 Controller (ESC)? |
| AM53CF94JC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC) |
| AM53CF94JCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。