參數(shù)資料
型號： AM53C96KCW
廠商： Advanced Micro Devices, Inc.
英文描述： High Performance SCSI Controller
中文描述： 高性能SCSI控制器
文件頁數(shù)： 34/63頁
文件大?。?/td> 455K
代理商： AM53C96KCW
P R E L I M I N A R Y
AMD
34
Am53C94/Am53C96
COMMAND DESCRIPTION
Initiator Commands
Initiator commands are executed by the device when it
is in the initiator mode. If the device is not in the initiator
mode and an initiator command is received the device
will ignore the command, generate an illegal command
interrupt and clear the Command Register (CMDREG)
03H.
Information Transfer Command
(Command Code 10H/90H)
The Information Transfer command is used to transfer
information bytes over the SCSI bus. This command
may be issued during any SCSI Information Transfer
phase. Information transfer for synchronous data must
use the DMA mode.
The device will continue to transfer information until it is
terminated by any one of the following conditions:
I
The target changes the SCSI bus phase before the
expected number of bytes are transferred. The
device clears the Command Register (CMDREG)
03H, and generates a service interrupt when the
target asserts
REQ
.
I
Transfer is successfully complete. If the phase is
Message Out, the device deasserts
ATN
before
asserting
ACK
for the last byte of the message.
When the target asserts
REQ
, a service interrupt is
generated.
I
In the Message In phase when the device receives
the last byte. The device keeps the
ACK
signal
asserted and generates a Successful Operation
interrupt.
During synchronous data transfers the target may send
up to the maximum synchronous threshold number of
REQ
pulses to the initiator. If it is the Synchronous Data-
In phase then the target sends the data and the
REQ
pulses. These bytes are stored by the initiator in the
FIFO as they are received.
Information Transfer Command when issued during the
following SCSI phases and terminating in synchronous
data phases, is handled as described below:
I
Message In/Status Phase – When a phase change
to Synchronous Data-In or Synchronous Data-Out is
detected by the device, the Command Register
(CMDREG) 03H is cleared and the DMA interface is
disabled to disallow any transfer of data phase bytes.
If the phase change is to Synchronous Data-In and
bad parity is detected on the data bytes coming in, it
is not reported since the Status Register
(STATREG) 04H will report the status of the
command just completed. The parity error flag and
the
ATN
signal will be asserted when the Transfer
Information command begins execution.
I
Message Out/Command Phase – When a phase
change to Synchronous Data-In or Synchronous
Data-Out is detected by the device, the Command
Register (CMDREG) 03H is cleared and the DMA
interface is disabled to allow any transfer of data
phase bytes. If the phase change is to Synchronous
Data-In and bad parity is detected on the data bytes
coming in, it is not reported since the Status Register
(STATREG) 04H will report the status of the
command just completed. The parity error flag and
the ATN signal will be asserted when the Transfer
Information command begins execution. The FIFO
Register29 (FFREG) 02H will be latched and will
remain in that condition until the next command
begins execution. The value in the FFREG indicates
the number of bytes in the FIFO when the phase
changed to Synchronous Data-In. These bytes are
cleared from the FIFO, which now contains only the
incoming data bytes.
I
In the Synchronous Data-Out phase, the threshold
counter is incremented as
REQ
pulses are received.
The transfer is completed when the FIFO is empty
and the Current Transfer Count Register (CTCREG)
00H–01H is zero. The threshold counter will not be
zero.
I
In the Synchronous Data-In phase, the Current
Transfer Count Register (CTCREG) is decre-
mented as bytes are read from the FIFO rather than
being decremented when the bytes are being written
to the FIFO. The transfer is completed when Current
Transfer Count Register (CTCREG) is zero but the
FIFO may not be empty.
Initiator Command Complete Steps
(Command Code 11H/91H)
The Initiator Command Complete Steps command is
normally issued when the SCSI bus is in the Status In
phase. One Status byte followed by one Message byte
is transferred if this command completes normally. After
receiving the message byte the device will keep the
ACK
signal asserted to allow the initiator to examine the
message and assert the
ATN
signal if it is unacceptable.
The command terminates early if the target does not
switch to the Message In phase or if the target discon-
nects from the SCSI bus.
Message Accepted Command
(Command Code 12H)
The Message Accepted Command is used to release
the
ACK
signal. This command is normally used to com-
plete a Message In handshake. Upon execution of this
command the device generates a service request inter-
rupt after
REQ
is asserted by the target.
相關(guān)PDF資料
PDF描述
AM53C94 Intergrated Optical Disk Controller
AM80C186 Circular Connector; No. of Contacts:3; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:12; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:12-3 RoHS Compliant: No
AM80C286 Circular Connector; No. of Contacts:10; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:12; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No
AM53C96 Intergrated Optical Disk Controller
AM95C98 Intergrated Optical Disk Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM53C974KC/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller
AM53CF94 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC)
AM53CF94/AM53CF96 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am53CF94/Am53CF96 ? 572KB (PDF) Enhanced SCSI-2 Controller (ESC)?
AM53CF94JC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC)
AM53CF94JCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*