- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366544 > AM53C96KCW (Advanced Micro Devices, Inc.) High Performance SCSI Controller PDF資料下載
參數(shù)資料
| 型號： | AM53C96KCW |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | High Performance SCSI Controller |
| 中文描述： | 高性能SCSI控制器 |
| 文件頁數(shù)： | 1/63頁 |
| 文件大?。?/td> | 455K |
| 代理商： | AM53C96KCW |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
This document contains information on a product under development at Advanced Micro Devices Inc. The information is intended
to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.
Publication#
16506
Issue Date:
May 1993
Rev.
C
Amendment
/0
Advanced
Micro
Devices
Am53C94/Am53C96
High Performance SCSI Controller
PRELIMINARY
DISTINCTIVE CHARACTERISTICS
I
Pin/function compatible with NCR53C94/53C96
AMD’s Patented GLITCH EATER
TM
Circuitry on
REQ
and
ACK
inputs
5 Mbytes per second synchronous SCSI
transfer rate
20 Mbytes per second DMA transfer rate
16-bit DMA Interface plus 2 bits of parity
Flexible three bus architecture
Single ended SCSI bus supported by
Am53C94
Single ended and differential SCSI bus
supported by Am53C96
Selection of multiplexed or non-multiplexed
address and data bus
I
I
I
I
I
I
I
I
I
High current drivers (48 mA) for direct
connection to the single ended SCSI bus
Supports Disconnect and Reselect commands
Supports burst mode DMA operation with a
threshold of 8
Supports 3-byte-tagged queuing as per the
SCSI-2 specification
Supports group 2 and 5 command recognition
as per the SCSI-2 specification
Advanced CMOS process for low power
consumption
Am53C94 available in 84-pin PLCC package
Am53C96 available in 100-pin PQFP package
I
I
I
I
I
I
I
GENERAL DESCRIPTION
The High Performance SCSI Controller (HPSC) has a
flexible three bus architecture. The HPSC has a 16-bit
DMA interface, an 8 bit host data interface and an 8-bit
SCSI data interface. The HPSC is designed to minimize
host intervention by implementing common SCSI se-
quences in hardware. An on-chip state machine re-
duces protocol overheads by performing the required
sequences in response to a single command from the
host. Selection, reselection, information transfer and
disconnection commands are directly supported.
The 16-byte-internal FIFO further assists in minimizing
host involvement. The FIFO provides a temporary stor-
age for all command, data, status and message bytes as
they are transferred between the 16 bit host data bus
and the 8 bit SCSI data bus. During DMA operations the
FIFO acts as a buffer to allow greater latency in the DMA
channel. This permits the DMA channel to be sus-
pended for higher priority operations such as DRAM re-
fresh or reception of an ISDN packet.
Parity on the DMA bus is optional. Parity can either be
generated and checked or it can be simply passed
through.
The patented GLITCH EATER Circuitry in the High Per-
formance SCSI Controller detects signal changes that
are less than or equal to 15 ns and filters them out. It is
designed to dramatically increase system performance
and reliability by detecting and filtering glitches that can
cause system failure.
The GLITCH EATER Circuitry is implemented on the
ACK
and
REQ
lines only. These lines often encounter
many electrical anomalies which degrade system per-
formance and reliability. The two most common are Re-
flections and Voltage Spikes. Reflections are a result of
high current SCSI signals that are mismatched by stubs,
cables and terminators. These reflections vary from ap-
plication to application and can trigger false handshake
signals on the
ACK
and
REQ
lines if the voltage ampli-
tude is at the TTL threshold levels. Spikes are generated
by high current SCSI signals switching concurrently. On
the control signals (
ACK
and
REQ
) they can trigger false
data transfers which result in loss of data, addition of
random data, double clocking and reduced system reli-
ability. AMD’s GLITCH EATER Circuitry helps maintain
excellent system performance by treating the glitches.
Refer to the diagram on the next page.
相關PDF資料 |
PDF描述 |
|---|---|
| AM53C94 | Intergrated Optical Disk Controller |
| AM80C186 | Circular Connector; No. of Contacts:3; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:12; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:12-3 RoHS Compliant: No |
| AM80C286 | Circular Connector; No. of Contacts:10; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:12; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No |
| AM53C96 | Intergrated Optical Disk Controller |
| AM95C98 | Intergrated Optical Disk Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM53C974KC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| AM53CF94 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC) |
| AM53CF94/AM53CF96 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am53CF94/Am53CF96 ? 572KB (PDF) Enhanced SCSI-2 Controller (ESC)? |
| AM53CF94JC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC) |
| AM53CF94JCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC) |
發(fā)布緊急采購，3分鐘左右您將得到回復。