- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375269 > ADV7322 (Analog Devices, Inc.) Multiformat 11-Bit HDTV Video Encoder PDF資料下載
參數(shù)資料
| 型號： | ADV7322 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat 11-Bit HDTV Video Encoder |
| 中文描述： | 多格式11位高清晰度電視視頻編碼器 |
| 文件頁數(shù)： | 39/88頁 |
| 文件大?。?/td> | 991K |
| 代理商： | ADV7322 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
Preliminary Technical Data
ADV7322
INPUT CONFIGURATION
Note that the ADV7322 defaults to simultaneous standard
definition and progressive scan upon power-up (Address[0x01]:
Input Mode = 011).
Rev. PrA | Page 39 of 88
STANDARD DEFINITION ONLY
Address[0x01]: Input Mode = 000
The 8-bit multiplexed input data is input on Pins S7 to S0 (or
Pins Y7 to Y0, depending on Register Address 0x01, Bit 7), with
S0 being the LSB in 8-bit input mode (see Table 21). Input
standards supported are ITU-R BT.601/656. In 16-bit input
mode, the Y pixel data is input on Pins S7 to S0 and CrCb data
is input on Pins Y7 to Y0 (see Table 21).
16-Bit Mode Operation
When Register 0x01 Bit 7 = 0, CrCb data is input on the Y bus
and Y data is input on the S bus. When Register 0x01 Bit 7 = 1,
CrCb data is input on the C bus and Y data is input on Y bus.
The 27 MHz clock input must be input on Pin CLKIN_A. Input
sync signals are input on the S_VSYNC, S_HSYNC, and
S_BLANK pins.
Table 21. SD 8-Bit and 16-Bit Configuration
Parameter
8-Bit Mode
Register 0x01, Bit 7 = 0
Y Bus
S Bus
656/601, YCrCb
C Bus
Register 0x01, Bit 7 = 1
Y Bus
656/601, YCrCb
S Bus
C Bus
Configuration
16-Bit Mode
CrCb
Y
Y
CrCb
MPEG2
DECODER
CLKIN_A
S[7:0] OR Y[7:0]*
27MHz
3
8
YCrCb
ADV7322
*SELECTED BY ADDRESS 0x01 BIT 7
0
S_VSYNC,
S_HSYNC,
S_BLANK
Figure 48. SD Only Input Mode
PROGRESSIVE SCAN ONLY OR HDTV ONLY
Address[0x01]: Input Mode = 001 or 010, Respectively
YCrCb progressive scan, HDTV, or any other HD YCrCb data
can be input in 4:2:2 or 4:4:4. In 4:2:2 input mode, the Y data is
input on Pins Y7 to Y0 and the CrCb data is input on Pins C7 to
C0. In 4:4:4 input mode, Y data is input on Pins Y7 to Y0,
Cb data is input on Pins C7 to C0, and Cr data is input on Pins
S7 to S0. If the YCrCb data does not conform to SMPTE 293M
(525p), ITU-R BT.1358M (625p), SMPTE 274M[1080i], SMPTE
296M[720p], SMPTE 240M(1035i) or BTA-T1004/1362, the
async timing mode must be used. RGB data can only be input in
4:4:4 format in PS input mode or in HDTV input mode when
HD RGB input is enabled. G data is input on Pins Y7 to Y0, R
data is input on Pins S7 to S0, and B data is input on Pins C7 to
C0. The clock signal must be input on Pin CLKIN_A.
MPEG2
DECODER
CLKIN_A
C[7:0]
8
Cb
S[7:0]
Y[7:0]
INTERLACED TO
PROGRESSIVE
YCrCb
8
Cr
8
Y
3
27MHz
ADV7322
0
P_VSYNC,
P_HSYNC,
P_BLANK
Figure 49. Progressive Scan Input Mode
SIMULTANEOUS STANDARD DEFINITION AND
PROGRESSIVE SCAN OR HDTV
Address[0x01]: Input Mode 011 (SD 8-Bit, PS 16-Bit) or 101
(SD and HD, SD Oversampled), 110 (SD and HD, HD
Oversampled), Respectively
YCrCb, PS, HDTV, or any other HD data must be input in 4:2:2
format. In 4:2:2 input mode, the HD Y data is input on Pins Y7
to Y0 and the HD CrCb data is input on Pins C7 to C0. If PS
4:2:2 data is interleaved onto a single 10-bit bus, Pins Y7 to Y0
are used for the input port. The input data is to be input at 27
MHz, with the data being clocked on the rising and falling edge
of the input clock. The input mode register at Address 0x01 is
set accordingly. If the YCrCb data does not conform to SMPTE
293M (525p), ITU-R BT.1358M (625p), SMPTE 274M[1080i],
SMPTE 296M[720p], SMPTE 240M(1035i) or BTA-T1004, the
async timing mode must be used.
The 8- bit standard definition data must be compliant with
ITU-R BT.601/656 in 4:2:2 format. Standard definition data is
input on Pins S7 to S0, with S0 being the LSB. The clock input
for SD must be input on CLKIN_A and the clock input for
HD/PS must be input on CLKIN_B. Synchronization signals
are optional. SD syncs are input on Pins S_VSYNC, S_HSYNC,
and S_BLANK. HD syncs on Pins P_VSYNC, P_HSYNC, and
P_BLANK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7322KSTZ1 | Multiformat 11-Bit HDTV Video Encoder |
| ADV7400 | ADV7402/ADV7400 Multiformat Video Decoders for Advanced TV |
| ADV7400KST-110 | ADV7402/ADV7400 Multiformat Video Decoders for Advanced TV |
| ADV7400KST-140 | ADV7402/ADV7400 Multiformat Video Decoders for Advanced TV |
| ADV7400KST-80 | ADV7402/ADV7400 Multiformat Video Decoders for Advanced TV |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV73225709 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73225710 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73225718 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73225719 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73225801 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復。