參數(shù)資料
型號： ADV7322
廠商： Analog Devices, Inc.
英文描述： Multiformat 11-Bit HDTV Video Encoder
中文描述： 多格式11位高清晰度電視視頻編碼器
文件頁數(shù)： 19/88頁
文件大小： 991K
代理商： ADV7322
Preliminary Technical Data
ADV7322
Table 6. Pin Function Descriptions
Mnemonic
Input/Output Function
DGND
G
AGND
G
CLKIN_A
I
CLKIN_B
I
Rev. PrA | Page 19 of 88
Digital Ground.
Analog Ground.
Pixel Clock Input for HD (74.25 MHz Only, PS Only (27 MHz), SD Only (27 MHz).
Pixel Clock Input. Requires a 27 MHz reference clock for progressive scan mode or a 74.25 MHz (74.1758
MHz) reference clock in HDTV mode. This clock is only used in dual modes.
Compensation Pin for DACs. Connect 0.1 μF capacitor from COMP pin to V
AA
.
COMP1,
COMP2
DAC A
DAC B
DAC C
DAC D
O
O
O
O
O
CVBS/Green/Y/Y Analog Output.
Chroma/Blue/U/Pb Analog Output.
Luma/Red/V/Pr Analog Output.
In SD Only Mode: CVBS/Green/Y Analog Output; in HD Only Mode and Simultaneous HD/SD Mode:
Y/Green [HD] Analog Output.
In SD Only Mode: Luma/Blue/U Analog Output; in HD Only Mode and Simultaneous HD/SD Mode: Pr/Red
Analog Output.
In SD Only Mode: Chroma/Red/V Analog Output; in HD Only Mode and Simultaneous HD/SD Mode:
Pb/Blue [HD] Analog Output.
Video Horizontal Sync Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode.
Video Vertical Sync Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode.
Video Blanking Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode.
Video Blanking Control Signal for SD Only.
Video Horizontal Sync Control Signal for SD Only.
Video Vertical Sync Control Signal for SD Only.
SD or Progressive Scan/HDTV Input Port for Y Data. Input port for interleaved progressive scan data. The
LSB is set up on Pin Y0.
Progressive Scan/HDTV Input Port 4:4:4 Input Mode. This port is used for the Cb [Blue/U] data. The LSB is
set up on Pin C0.
SD or Progressive Scan/HDTV Input Port for Cr [Red/V] data in 4:4:4 input mode. LSB is set up on Pin S0.
This input resets the on-chip timing generator and sets the ADV7322 into default register setting. RESET is
an active low signal.
A 3040 resistor must be connected from this pin to AGND and is used to control the amplitudes of the
DAC outputs.
I
2
C Port Serial Interface Clock Input.
I
2
C Port Serial Data Input/Output.
TTL Address Input. This signal sets up the LSB of the I
2
C address. When this pin is tied low, the I
2
C filter is
activated, which reduces noise on the I
2
C interface.
Power Supply for Digital Inputs and Outputs.
Digital Power Supply.
Analog Power Supply.
Optional External Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).
External Loop Filter for the Internal PLL.
Multifunctional Input. Real time control (RTC) input, timing reset input, subcarrier reset input.
This input pin must be tied high (V
DD_IO
) for the ADV7322 to interface over the I
2
C port.
Digital Input/Output Ground.
Not used. Tie to DGND
DAC E
O
DAC F
O
P_HSYNC
P_VSYNC
P_BLANK
S_BLANK
S_HSYNC
S_VSYNC
Y7 to Y0
I
I
I
I/O
I/O
I/O
I
C7 to C0
I
S7 to S0
RESET
I
I
R
SET1
, R
SET2
I
SCLK
SDA
ALSB
I
I/O
I
V
DD_IO
V
DD
V
AA
V
REF
EXT_LF
RTC_SCR_TR I
I
2
C
GND_IO
TEST0 to
TEST5
P
P
P
I/O
I
I
I
相關(guān)PDF資料
PDF描述
ADV7322KSTZ1 Multiformat 11-Bit HDTV Video Encoder
ADV7400 ADV7402/ADV7400 Multiformat Video Decoders for Advanced TV
ADV7400KST-110 ADV7402/ADV7400 Multiformat Video Decoders for Advanced TV
ADV7400KST-140 ADV7402/ADV7400 Multiformat Video Decoders for Advanced TV
ADV7400KST-80 ADV7402/ADV7400 Multiformat Video Decoders for Advanced TV
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV73225709 制造商:LG Corporation 功能描述:Frame Assembly
ADV73225710 制造商:LG Corporation 功能描述:Frame Assembly
ADV73225718 制造商:LG Corporation 功能描述:Frame Assembly
ADV73225719 制造商:LG Corporation 功能描述:Frame Assembly
ADV73225801 制造商:LG Corporation 功能描述:Frame Assembly
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*