參數(shù)資料
型號(hào): ADV7152
廠商: Analog Devices, Inc.
英文描述: CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC(三通道,10位視頻RAM-D/A轉(zhuǎn)換器)
中文描述: 220兆赫的CMOS真彩色圖形三路10位顯存,數(shù)模轉(zhuǎn)換器(三通道,10位視頻RAM的的D / A轉(zhuǎn)換器)
文件頁數(shù): 9/32頁
文件大?。?/td> 322K
代理商: ADV7152
ADV7152
–17–
REV. B
Table IV. Interface Truth Table (8-Bit Databus Mode)*
Databus
R/
W
C1
C0
(D9–D0)
Operation
Result
0
1
DB7–DB0
Write to Mode Register
DB7–DB0 MR17–MR10
0
DB7–DB0
Write to Address Register
DB7–DB0 A7–A0
0
1
0
DB7–DB0
Write to Control Registers
DB7–DB0 Control Registers
(Particular Control Register Determined by Address Register (A7–A0))
0
1
DB9–DB2
Write to RED Register
DB9–DB2 R9–R2
0
1
DB1–DB0
Write to RED Register
DB1–DB0 R1–R0
0
1
DB9–DB2
Write to GREEN Register
DB9–DB2 G9–G2
0
1
DB1–DB0
Write to GREEN Register
DB1–DB0 G1–G0
0
1
DB9–DB2
Write to BLUE Register
DB9–DB2 B9–B2
0
1
DB1–DB0
Write to BLUE Register
DB1–DB0 B1–B0
Write RGB Data to RAM Location Pointed to by Address Register (A7-A0)
Address Register = Address Register + 1
1
DB7–DB0
Read Mode Register
MR17–MR10 DB7–DB0
1
0
DB7–DB0
Read Address Register
A7–A0 DB7–DB0
1
0
DB7–DB0
Read Control Registers
Register Data DB7–DB0
(Particular Control Register Determined by Address Register)
1
0
1
DB9–DB2
Read RED RAM Location
R9–R2 DB9–DB2
1
0
1
DB1–DB0
Read RED RAM Location
R1–R0 DB1–DB0
1
0
1
DB9–DB2
Read GREEN RAM Location
G9–G2 DB9–DB2
1
0
1
DB1–DB0
Read GREEN RAM Location
G1–G0 DB1–DB0
1
0
1
DB9–DB2
Read BLUE RAM Location
B9–B2 DB9–DB2
1
0
1
DB1–DB0
Read BLUE RAM Location
B1–B0 DB1–DB0
(RAM Location Pointed to by Address Register (A7–A0))
Address Register = Address Register + 1
*Writing or reading 10-bit data (DB9–DB0) over an 8-bit databus (D7–D0) requires two write or two read cycles.
:DB9–DB2 is mapped to D7–D0 on the first cycle.
:DB1–DB0 is mapped to D1–D0 on the second cycle.
DB = Data Bit.
Power-On Reset
On power-up of the ADV7152 executes a power-on reset opera-
tion. This initializes the pixel port such that the pixel sequence
AB starts at A. The Mode Register (MR17–MR10), Command
Register 2 (CR27–CR20) and Command Register 3 (CR37–
CR30) have all bits set to a Logic “1.” Command Register 1
(CR17–CR10) has all bits set to a Logic “0.”
The output clocking signals are also set during this reset period.
PRGCKOUT = CLOCK/32
LOADOUT = CLOCK/2
The power-on reset is activated when VAA goes from 0 V to
5 V. This reset is active for 1
s. The ADV7152 should not be
accessed during this reset period. The pixel clock should be
applied at power-up.
相關(guān)PDF資料
PDF描述
AE101SD1CQ TOGGLE SWITCH, SPDT, LATCHED, 2A, 30VDC, THROUGH HOLE-STRAIGHT
AE105E11A35SD 13 CONTACT(S), ALUMINUM ALLOY, FEMALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE
AE105E11A35S 13 CONTACT(S), ALUMINUM ALLOY, FEMALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE
AE105E11A4PA 4 CONTACT(S), ALUMINUM ALLOY, MALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE
AE105E11A4PB 4 CONTACT(S), ALUMINUM ALLOY, MALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
adv7152es 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
ADV7152KS110 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
ADV7152KS135 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
ADV7152KS170 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
ADV7152KS85 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)