- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294846 > ADV7152 (Analog Devices, Inc.) CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC(三通道,10位視頻RAM-D/A轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | ADV7152 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC(三通道,10位視頻RAM-D/A轉(zhuǎn)換器) |
| 中文描述： | 220兆赫的CMOS真彩色圖形三路10位顯存，數(shù)模轉(zhuǎn)換器（三通道，10位視頻RAM的的D / A轉(zhuǎn)換器） |
| 文件頁數(shù)： | 24/32頁 |
| 文件大?。?/td> | 322K |
| 代理商： | ADV7152 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ADV7152
–30–
REV. B
the graphics pipeline and after a number of clocks get latched
into the DAC Test Register. This data can then be read from
the Pixel Test Register and the DAC Test Registers over the
MPU Port. This data will remain in the Pixel Test Registers and
the DAC Test Registers until the next rising edge of R7 causes
new data to be latched in.
In the above example, the next rising edge of R7 occurs on the
Pixel n input. Therefore the data in the Pixel Test Registers and
DAC Test Registers must be read over the MPU before the
Pixel n data is applied, otherwise they will be overwritten by the
Pixel n data and the Pixel 2 data will be lost.
Pixel Test Register
The read-only Pixel Test Register is 24 bits wide, 8 bits each for
red, green and blue. It is situated directly after the Pixel Mask
Register. After data is latched into this register by a transition on
R7, it is read in three cycles over the MPU Port as described in
the “Microprocessor (MPU) Port” section.
DAC Test Register
The DAC Test Register is latched with data some CLOCKs
after the Pixel Test Register. The DAC Test Register is a 30-bit
wide read-only register, corresponding to 10 bits each for red,
green and blue data. It is located the Color Palette RAM. If the
RAM-DAC is in 8-bit after resolution mode, the upper two bits
of the red, green and blue data will be zero. After data is latched
into the DAC Test Register by a transition on R7, it is read
in three or six cycles over the MPU Port as described in the
“Microprocessor (MPU) Port” section.
SYNC, BLANK and IPLL Test Register
This is an 8-bit wide register but with only three effective bits.
The three lower bits correspond to
SYNC, BLANK and IPLL
respectively. The upper bits should be masked in software. This
register is at the same position in the graphics pipeline as the
DAC Test Register. When pixel data is latched into the DAC
Test Register, the corresponding status of
SYNC, BLANK and
IPLL is latched into this register. It is read over the MPU Port as
described in the “Microprocessor (MPU) Port” section.
(Note: If
BLANK is low, the corresponding pixel data to the
DAC Test Register will be all “0s.”)
The ADV7152 contains onboard circuitry which enables both
device and system level test diagnostics. The test circuitry can
be used to test the frame buffer memory as well as the function-
ality of the ADV7152. A number of test registers are integrated
into the part, which effectively allows for monitoring of the
graphics pipeline. Pixel data is read from the graphics pipeline
independent of the pixel CLOCK. The pixel data itself contains
the triggering information that latches data into the test regis-
ters. This allows for system diagnostics in a continuously
clocked graphics system. The test register data is then read by the
microprocessor over the MPU.
Access to the test registers is as described in the “Microproces-
sor (MPU) Port” section. This section also gives the address
decode locations for the various test registers.
Test Trigger (R7)
The test trigger is decoded from the pixel data stream. Bit R7 of
the RED channel is assigned the task of latching pixel data into
the test registers. A “0” to “1” or a “1” to “0” (as determined
by bit CR20 of Command Register 2) transition on R7, fills the
test register with the corresponding pixel data. This effectively
means that a sequence of data travels along the graphics pipe-
line, with the test registers taking a sample only when there is a
transition on Bit R7. The following example shows a sequence
with the ADV7152 preset to sample the graphics pipeline on a
low to high transition of R7.
RED
GREEN
BLUE
Pixel 0:
00000000
Pixel 1:
0........
........
Pixel 2:
1........
........
Pixel 3:
0........
........
. ...
...
. ...
...
Pixel n-1:
0........
........
Pixel n:
1........
........
Pixel n:
0........
........
In the above sequence of pixels, there is a rising edge on R7 on
Pixel 2. The Red, Green and Blue data for Pixel 2, therefore,
gets latched into the Pixel Test Register. Pixel 2 continues down
APPENDIX 6
TEST DIAGNOSTICS
INPUT
MUX
PIXEL TEST
REGISTER
COLOR
REGISTERS
DAC TEST
REGISTERS
COLOR
PALETTE
RAM
DACs
TRIGGER
DECODE
PIXEL
DATA
BLANK
SYNC
D9–D0
C0
C1
CE
R/W
TRIGGER
DECODE
GRAPHICS PIPELINE
MPU PORT
SYNC BLANK
IPLL TEST
REGISTER
Test/Diagnostic Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AE101SD1CQ | TOGGLE SWITCH, SPDT, LATCHED, 2A, 30VDC, THROUGH HOLE-STRAIGHT |
| AE105E11A35SD | 13 CONTACT(S), ALUMINUM ALLOY, FEMALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
| AE105E11A35S | 13 CONTACT(S), ALUMINUM ALLOY, FEMALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
| AE105E11A4PA | 4 CONTACT(S), ALUMINUM ALLOY, MALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
| AE105E11A4PB | 4 CONTACT(S), ALUMINUM ALLOY, MALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| adv7152es | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| ADV7152KS110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| ADV7152KS135 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| ADV7152KS170 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| ADV7152KS85 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。