參數(shù)資料
型號： ADUC7019BCPZ62IRL7
廠商： Analog Devices Inc
文件頁數(shù)： 78/104頁
文件大?。?/td> 0K
描述： IC MCU 12BIT 1MSPS I2C 40-LFCSP
標(biāo)準(zhǔn)包裝： 750
系列： MicroConverter® ADuC7xxx
核心處理器： ARM7
芯體尺寸： 16/32-位
速度： 44MHz
連通性： EBI/EMI，I²C，SPI，UART/USART
外圍設(shè)備： PLA，PWM，PSM，溫度傳感器，WDT
輸入/輸出數(shù)： 14
程序存儲器容量： 64KB（32K x 16）
程序存儲器類型： 閃存
RAM 容量： 2K x 32
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 5x12b; D/A 3x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 40-VFQFN 裸露焊盤，CSP
包裝： 帶卷 (TR)
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 75 of 104
SPI Registers
The following MMR registers are used to control the SPI
interface: SPISTA, SPIRX, SPITX, SPIDIV, and SPICON.
Table 119. SPISTA Register
Name
Address
Default Value
Access
SPISTA
0xFFFF0A00
0x00
R
SPISTA is an 8-bit read-only status register. Only Bit 1 or Bit 4
of this register generates an interrupt. Bit 6 of the SPICON
register determines which bit generates the interrupt.
Table 120. SPISTA MMR Bit Descriptions
Bit
Description
7:6
Reserved.
5
SPIRX data register overflow status bit. Set if SPIRX is
overflowing. Cleared by reading the SPIRX register.
4
SPIRX data register IRQ. Set automatically if Bit 3 or Bit 5
is set. Cleared by reading the SPIRX register.
3
SPIRX data register full status bit. Set automatically if a
valid data is present in the SPIRX register. Cleared by
reading the SPIRX register.
2
SPITX data register underflow status bit. Set auto-
matically if SPITX is underflowing. Cleared by writing in
the SPITX register.
1
SPITX data register IRQ. Set automatically if Bit 0 is clear
or Bit 2 is set. Cleared by writing in the SPITX register or if
finished transmission disabling the SPI.
0
SPITX data register empty status bit. Set by writing to
SPITX to send data. This bit is set during transmission of
data. Cleared when SPITX is empty.
Table 121. SPIRX Register
Name
Address
Default Value
Access
SPIRX
0xFFFF0A04
0x00
R
SPIRX is an 8-bit, read-only receive register.
Table 122. SPITX Register
Name
Address
Default Value
Access
SPITX
0xFFFF0A08
0x00
W
SPITX is an 8-bit, write-only transmit register.
Table 123. SPIDIV Register
Name
Address
Default Value
Access
SPIDIV
0xFFFF0A0C
0x1B
R/W
SPIDIV is an 8-bit, serial clock divider register.
Table 124. SPICON Register
Name
Address
Default Value
Access
SPICON
0xFFFF0A10
0x0000
R/W
SPICON is a 16-bit control register.
Table 125. SPICON MMR Bit Descriptions
Bit
Description
Function
15:13
Reserved
N/A
12
Continuous transfer enable
Set by user to enable continuous transfer. In master mode, the transfer continues until no valid data is
available in the TX register. CS is asserted and remains asserted for the duration of each 8-bit serial transfer
until TX is empty. Cleared by user to disable continuous transfer. Each transfer consists of a single 8-bit
serial transfer. If valid data exists in the SPITX register, then a new transfer is initiated after a stall period.
11
Loop back enable
Set by user to connect MISO to MOSI and test software. Cleared by user to be in normal mode.
10
Slave MISO output enable
Set this bit to disable the output driver on the MISO pin. The MISO pin becomes open drain when this bit is
set. Clear this bit for MISO to operate as normal.
9
Clip select output enable
Set by user in master mode to disable the chip select output. cleared by user to enable the chip select
output.
P1.7 should be configured as CS before SPICON is configured as a master when the chip select output
enabled is also selected.
8
SPIRX overflow overwrite enable
Set by user, the valid data in the RX register is overwritten by the new serial byte received. Cleared by user,
the new serial byte received is discarded.
7
SPITX underflow mode
Set by user to transmit 0. Cleared by user to transmit the previous data.
6
Transfer and interrupt mode
Set by user to initiate transfer with a write to the SPITX register. Interrupt occurs only when TX is empty.
Cleared by user to initiate transfer with a read of the SPIRX register. Interrupt occurs only when RX is full.
5
LSB first transfer enable bit
Set by user, the LSB is transmitted first. Cleared by user, the MSB is transmitted first.
4
Reserved
3
Serial clock polarity mode bit
Set by user, the serial clock idles high. Cleared by user, the serial clock idles low.
2
Serial clock phase mode bit
Set by user, the serial clock pulses at the beginning of each serial bit transfer. Cleared by user, the serial
clock pulses at the end of each serial bit transfer.
1
Master mode enable bit
Set by user to enable master mode. Cleared by user to enable slave mode.
0
SPI enable bit
Set by user to enable the SPI. Cleared by user to disable the SPI.
相關(guān)PDF資料
PDF描述
AT91M42800A-33AU-999 IC MCU 32BIT RISC 144LQFP
ADUC7027BSTZ62-RL IC MCU 12BIT 1MSPS UART 80-LQFP
MB91F267APMC-GE1 IC MCU FLASH 128KB FLASH 64LQFP
ADUC7034BCPZ-RL IC MCU FLASH 32K ANLG IO 48LFCSP
ADUC7126BSTZ126IRL IC MCU 16/32B 126KB FLASH 80LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC702 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7020 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7020BCP62 制造商:Analog Devices 功能描述:FLASH ARM7+5-CH,12-B ADC & 4X12-B DAC IC - Trays
ADUC7020BCP62-U1 制造商:Analog Devices 功能描述:FLASH ARM7+5-CH,12-B ADC & 4X12-B DAC IC - Trays
ADUC7020BCPZ62 功能描述:IC MCU FLSH 62K ANLG I/O 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI，I²C，LIN，SPI，UART/USART 外圍設(shè)備:電容感應(yīng)，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):25 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 2x20b，D/A 4x8b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*