- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11204 > ADUC7019BCPZ62IRL7 (Analog Devices Inc)IC MCU 12BIT 1MSPS I2C 40-LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADUC7019BCPZ62IRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 68/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 12BIT 1MSPS I2C 40-LFCSP |
| 標準包裝： | 750 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 44MHz |
| 連通性： | EBI/EMI，I²C，SPI，UART/USART |
| 外圍設(shè)備： | PLA，PWM，PSM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 14 |
| 程序存儲器容量： | 64KB（32K x 16） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 2K x 32 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 5x12b; D/A 3x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 66 of 104
The GDCLK value can range from 0 to 255, corresponding to a
programmable chopping frequency rate of 40.8 kHz to 10.44 MHz
for a 41.78 MHz core frequency. The gate drive features must be
programmed before operation of the PWM controller and are
typically not changed during normal operation of the PWM
controller. Following a reset, all bits of the PWMCFG register
are cleared so that high frequency chopping is disabled, by default.
0
49
55
-03
1
PWMCH0
PWMDAT0
0L
0H
2 × PWMDAT1
4 × (GDCLK + 1) ×
tCORE
2 × PWMDAT1
Figure 72. Typical PWM Signals with High Frequency Gate Chopping
Enabled on Both High-Side and Low-Side Switches
PWM Shutdown
In the event of external fault conditions, it is essential that the
PWM system be instantaneously shut down in a safe fashion. A
low level on the PWMTRIP pin provides an instantaneous,
asynchronous (independent of the MicroConverter core clock)
shutdown of the PWM controller. All six PWM outputs are
placed in the off state, that is, in low state. In addition, the
PWMSYNC pulse is disabled. The PWMTRIP pin has an internal
pull-down resistor to disable the PWM if the pin becomes
disconnected. The state of the PWMTRIP pin can be read from
Bit 3 of the PWMSTA register.
If a PWM shutdown command occurs, a PWMTRIP interrupt is
generated, and internal timing of the 3-phase timing unit of the
PWM controller is stopped. Following a PWM shutdown, the
PWM can be reenabled (in a PWMTRIP interrupt service
routine, for example) only by writing to all of the PWMDAT0,
PWMCH0, PWMCH1, and PWMCH2 registers. Provided that
the external fault is cleared and the PWMTRIP is returned to a
high level, the internal timing of the 3-phase timing unit
resumes, and new duty-cycle values are latched on the next
PWMSYNC boundary.
Note that the PWMTRIP interrupt is available in IRQ only,
and the PWMSYNC interrupt is available in FIQ only. Both
interrupts share the same bit in the interrupt controller.
Therefore, only one of the interrupts can be used at a time.
See the Interrupt System section for further details.
PWM MMRs Interface
The PWM block is controlled via the MMRs described in
this section.
Table 66. PWMCON Register
Name
Address
Default Value
Access
PWMCON
0xFFFFFC00
0x0000
R/W
PWMCON is a control register that enables the PWM and
chooses the update rate.
Table 67. PWMCON MMR Bit Descriptions
Bit
Name
Description
7:5
Reserved.
4
PWM_SYNCSEL
External sync select. Set to use external
sync. Cleared to use internal sync.
3
PWM_EXTSYNC
External sync select. Set to select
external synchronous sync signal.
Cleared for asynchronous sync signal.
2
PWMDBL
Double update mode. Set to 1 by user
to enable double update mode.
Cleared to 0 by the user to enable
single update mode.
1
PWM_SYNC_EN
PWM synchronization enable. Set by
user to enable synchronization. Cleared
by user to disable synchronization.
0
PWMEN
PWM enable bit. Set to 1 by user to
enable the PWM. Cleared to 0 by user
to disable the PWM. Also cleared
automatically with PWMTRIP
(PWMSTA MMR).
Table 68. PWMSTA Register
Name
Address
Default Value
Access
PWMSTA
0xFFFFFC04
0x0000
R/W
PWMSTA reflects the status of the PWM.
Table 69. PWMSTA MMR Bit Descriptions
Bit
Name
Description
15:10
Reserved.
9
PWMSYNCINT
PWM sync interrupt bit. Writing a 1 to
this bit clears this interrupt.
8
PWMTRIPINT
PWM trip interrupt bit. Writing a 1 to
this bit clears this interrupt.
3
PWMTRIP
Raw signal from the PWMTRIP pin.
2:1
Reserved.
0
PWMPHASE
PWM phase bit. Set to 1 by the Micro-
Converter when the timer is counting
down (first half). Cleared to 0 by the
MicroConverter when the timer is
counting up (second half).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT91M42800A-33AU-999 | IC MCU 32BIT RISC 144LQFP |
| ADUC7027BSTZ62-RL | IC MCU 12BIT 1MSPS UART 80-LQFP |
| MB91F267APMC-GE1 | IC MCU FLASH 128KB FLASH 64LQFP |
| ADUC7034BCPZ-RL | IC MCU FLASH 32K ANLG IO 48LFCSP |
| ADUC7126BSTZ126IRL | IC MCU 16/32B 126KB FLASH 80LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC702 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7020 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7020BCP62 | 制造商:Analog Devices 功能描述:FLASH ARM7+5-CH,12-B ADC & 4X12-B DAC IC - Trays |
| ADUC7020BCP62-U1 | 制造商:Analog Devices 功能描述:FLASH ARM7+5-CH,12-B ADC & 4X12-B DAC IC - Trays |
| ADUC7020BCPZ62 | 功能描述:IC MCU FLSH 62K ANLG I/O 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI，I²C，LIN，SPI，UART/USART 外圍設(shè)備:電容感應(yīng)，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):25 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 2x20b，D/A 4x8b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。