- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11204 > ADUC7019BCPZ62IRL7 (Analog Devices Inc)IC MCU 12BIT 1MSPS I2C 40-LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADUC7019BCPZ62IRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 49/104頁 |
| 文件大小： | 0K |
| 描述： | IC MCU 12BIT 1MSPS I2C 40-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 44MHz |
| 連通性： | EBI/EMI，I²C，SPI，UART/USART |
| 外圍設(shè)備： | PLA，PWM，PSM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 14 |
| 程序存儲(chǔ)器容量： | 64KB（32K x 16） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 2K x 32 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 5x12b; D/A 3x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 49 of 104
Pseudo Differential Mode
In pseudo differential mode, Channel is linked to the VIN pin
of the ADuC7019/20/21/22/24/25/26/27/28/29. SW2 switches
between A (Channel) and B (VREF). The VIN pin must be
connected to ground or a low voltage. The input signal on VIN+
can then vary from VIN to VREF + VIN. Note that VIN must be
chosen so that VREF + VIN does not exceed AVDD.
04955-
019
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VREF
AIN0
AIN11
VIN–
MUX
CHANNEL+
CHANNEL–
Figure 56. ADC in Pseudo Differential Mode
Single-Ended Mode
In single-ended mode, SW2 is always connected internally to
ground. The VIN pin can be floating. The input signal range on
VIN+ is 0 V to VREF.
04955-
020
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
CS
AIN0
AIN11
MUX
CHANNEL+
CHANNEL–
Figure 57. ADC in Single-Ended Mode
Analog Input Structure
Figure 58 shows the equivalent circuit of the analog input structure
of the ADC. The four diodes provide ESD protection for the analog
inputs. Care must be taken to ensure that the analog input
signals never exceed the supply rails by more than 300 mV;
exceeding 300 mV causes these diodes to become forward-
biased and start conducting into the substrate. These diodes can
conduct up to 10 mA without causing irreversible damage to
the part.
The C1 capacitors in Figure 58 are typically 4 pF and can be
primarily attributed to pin capacitance. The resistors are
lumped components made up of the on resistance of the
switches. The value of these resistors is typically about 100 Ω.
The C2 capacitors are the ADC’s sampling capacitors and
typically have a capacitance of 16 pF.
AVDD
C1
D
R1 C2
AVDD
C1
D
R1 C2
04
95
5-
0
21
Figure 58. Equivalent Analog Input Circuit Conversion Phase: Switches Open,
Track Phase: Switches Closed
For ac applications, removing high frequency components from
the analog input signal is recommended by using an RC low-
pass filter on the relevant analog input pins. In applications
where harmonic distortion and signal-to-noise ratio are critical,
the analog input should be driven from a low impedance
source. Large source impedances significantly affect the ac
performance of the ADC. This can necessitate the use of an
input buffer amplifier. The choice of the op amp is a function of
the particular application. Figure 59 and Figure 60 give an
example of an ADC front end.
04
95
5-
061
ADuC7019/
ADuC702x
ADC0
10
0.01F
Figure 59. Buffering Single-Ended/Pseudo Differential Input
04
95
5-
06
2
ADuC7019/
ADuC702x
ADC0
VREF
ADC1
Figure 60. Buffering Differential Inputs
When no amplifier is used to drive the analog input, the source
impedance should be limited to values lower than 1 kΩ. The
maximum source impedance depends on the amount of total
harmonic distortion (THD) that can be tolerated. The THD
increases as the source impedance increases and the performance
degrades.
DRIVING THE ANALOG INPUTS
Internal or external references can be used for the ADC. In
the differential mode of operation, there are restrictions on the
common-mode input signal (VCM), which is dependent upon
the reference value and supply voltage used to ensure that the
signal remains within the supply rails. Table 28 gives some
calculated VCM minimum and VCM maximum values.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT91M42800A-33AU-999 | IC MCU 32BIT RISC 144LQFP |
| ADUC7027BSTZ62-RL | IC MCU 12BIT 1MSPS UART 80-LQFP |
| MB91F267APMC-GE1 | IC MCU FLASH 128KB FLASH 64LQFP |
| ADUC7034BCPZ-RL | IC MCU FLASH 32K ANLG IO 48LFCSP |
| ADUC7126BSTZ126IRL | IC MCU 16/32B 126KB FLASH 80LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC702 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7020 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7020BCP62 | 制造商:Analog Devices 功能描述:FLASH ARM7+5-CH,12-B ADC & 4X12-B DAC IC - Trays |
| ADUC7020BCP62-U1 | 制造商:Analog Devices 功能描述:FLASH ARM7+5-CH,12-B ADC & 4X12-B DAC IC - Trays |
| ADUC7020BCPZ62 | 功能描述:IC MCU FLSH 62K ANLG I/O 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI，I²C，LIN，SPI，UART/USART 外圍設(shè)備:電容感應(yīng)，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):25 程序存儲(chǔ)器容量:64KB（64K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 2x20b，D/A 4x8b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。